A 3.6-ns ECL field programmable array logic device
A 10-kH and 100K ECL compatible field programmable array logic IC with 3.6-ns propagation delay and 1.0-W power dissipation has been developed. The device is organized as 12 inputs, 64 product terms, four outputs, and four bidirectional I/Os. The device also features the ability to complement the ou...
Gespeichert in:
| Veröffentlicht in: | IEEE journal of solid-state circuits Jg. 20; H. 5; S. 1036 - 1042 |
|---|---|
| Hauptverfasser: | , |
| Format: | Journal Article |
| Sprache: | Englisch |
| Veröffentlicht: |
New York, NY
IEEE
01.10.1985
Institute of Electrical and Electronics Engineers |
| Schlagworte: | |
| ISSN: | 0018-9200, 1558-173X |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | A 10-kH and 100K ECL compatible field programmable array logic IC with 3.6-ns propagation delay and 1.0-W power dissipation has been developed. The device is organized as 12 inputs, 64 product terms, four outputs, and four bidirectional I/Os. The device also features the ability to complement the output by programming the polarity. To facilitate field programming and testing, an on-chip PLA causes the device to emulate a TTL compatible 2048/spl times/1-bit PROM, and the PLA is also used to control the device in test modes of operations to enhance the testability. The excellent speed-power performance has been realized by use of an oxide-isolated dual-layer metal process and an optimized circuit design. |
|---|---|
| Bibliographie: | ObjectType-Article-2 SourceType-Scholarly Journals-1 ObjectType-Feature-1 content type line 23 |
| ISSN: | 0018-9200 1558-173X |
| DOI: | 10.1109/JSSC.1985.1052433 |