A Novel Channel Coding Scheme by Concatenating LDPC with BCH for NAND Flash Memory

Insuring data reliability on NAND Flash Memory is an important research issue. As adopting a very powerful error-correcting code gradually becomes a strategic demand for the endurance of nowadays NAND Flash memory, Low Density Parity Check (LDPC) codes are recently proposed due to their outstanding...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:Journal of physics. Conference series Ročník 2290; číslo 1; s. 12064 - 12070
Hlavní autori: Li, Hongyuan, Jiang, Xiaobo, Yu, Zhenghong, Zheng, Wanjun
Médium: Journal Article
Jazyk:English
Vydavateľské údaje: Bristol IOP Publishing 01.06.2022
Predmet:
BCH codes
Coding
Error correcting codes
Error correction
Flash memory (computers)
Physics
ISSN:1742-6588, 1742-6596
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:Insuring data reliability on NAND Flash Memory is an important research issue. As adopting a very powerful error-correcting code gradually becomes a strategic demand for the endurance of nowadays NAND Flash memory, Low Density Parity Check (LDPC) codes are recently proposed due to their outstanding error correcting capability. In this paper, a novel Channel Coding Scheme concatenated LDPC with BCH NAND Flash Memory is proposed. Firstly a particular LDPC code with low error floor is constructed and BCH codes are used to generate soft information for LDPC codes. Simulation showed that the proposed Channel Coding Scheme obtains the benefit of both overcoming difficulties of soft information generation and the compatiblity with existing BCH code. With the low error floor of constructed LDPC codes, the proposed Channel Coding Scheme can increase P/E cycles of NAND flash memory more significantly comparing the BCH code.
Bibliografia:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:1742-6588
1742-6596
DOI:10.1088/1742-6596/2290/1/012064