Cyclic memory: a low-latency, single-buffer technique for FMCW LiDAR interleaving/de-interleaving

Pipelined systems have long proven their efficiency in high-throughput data processing by enabling concurrent execution of sequential tasks. However, a recurring challenge in such systems is the mismatch between order of data generation and consumption across pipeline stages. This problem imposes a...

Full description

Saved in:

Bibliographic Details
Published in:	Analog integrated circuits and signal processing Vol. 124; no. 3; p. 70
Main Authors:	Hafez, O. S., Abouelfetouh, O. A., Mohamed, Y. O., Hasaneen, M. N., Fathy, O. H., Hassan, Y. H., Mahroos, M. M., Elomda, R. A., Ghouneem, M. M.
Format:	Journal Article
Language:	English
Published:	New York Springer US 01.09.2025 Springer Nature B.V
Subjects:	Algorithms Buffers Circuits and Systems Code Division Multiple Access Data acquisition Data processing Electrical Engineering Engineering Fourier transforms Lidar Reading Signal,Image and Speech Processing Table tennis Writing DSP FMCW FPGA Memories LiDAR Group theory
ISSN:	0925-1030, 1573-1979
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!