Barrier-Based Test Synthesis for Safety-Critical Systems Subject to Timed Reach-Avoid Specifications

We propose an adversarial, time-varying test-synthesis procedure for safety-critical systems without requiring specific knowledge of the underlying controller steering the system . Specifically, our approach codifies the system objective as a timed reach-avoid specification. Then, by coupling contro...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on automatic control Jg. 70; H. 4; S. 2180 - 2195
Hauptverfasser: Akella, Prithvi, Ahmadi, Mohamadreza, Murray, Richard M., Ames, Aaron D.
Format: Journal Article
Sprache:Englisch
Veröffentlicht: New York IEEE 01.04.2025
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Schlagworte:
Automobiles
Codification
Control barrier functions
Control systems
Discrete time systems
formal methods
Logic
minimax problems
Postal services
Quadrupedal robots
Robustness
Safety
Safety critical
safety-critical systems
Search problems
Specifications
Steering
Synthesis
test and evaluation
Time-varying systems
Trajectory
ISSN:0018-9286, 1558-2523
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:We propose an adversarial, time-varying test-synthesis procedure for safety-critical systems without requiring specific knowledge of the underlying controller steering the system . Specifically, our approach codifies the system objective as a timed reach-avoid specification. Then, by coupling control barrier functions with this class of specifications, we construct an instantaneous difficulty metric whose minimizer corresponds to the most difficult test at that system state. By defining tests as the minimizer of this difficulty metric over the space of allowable tests, we provably identify realizable and maximally difficult tests of system behavior. Finally, we develop this test-synthesis procedure for both continuous and discrete-time systems and showcase our test-synthesis procedure on simulated and hardware examples.
Bibliographie:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:0018-9286
1558-2523
DOI:10.1109/TAC.2024.3505817