Redesignability check for analog circuits with incomplete implementation information

Reengineering of electronic circuits has received considerable interest in the design automation community. Reengineering is the examination and alternation of a system to reconstitute it in a new form, which potentially involves changes at the requirements, design, and implementation level. This pa...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on circuits and systems. 1, Fundamental theory and applications Jg. 46; H. 8; S. 939 - 949
Hauptverfasser: WEY, C.-L, HUANG, W.-H
Format: Journal Article
Sprache:Englisch
Veröffentlicht: New York, NY IEEE 01.08.1999
Institute of Electrical and Electronics Engineers
Schlagworte:
Analog circuits
Applied sciences
Built-in self-test
Circuit properties
Circuit simulation
Circuit testing
Circuit topology
Design automation
Electric, optical and optoelectronic circuits
Electronic circuits
Electronics
Exact sciences and technology
Fault diagnosis
Nonlinear circuits
Transfer functions
Analog circuit
Algorithm
Built in self test
Computer aided design
Fault diagnostic
Reengineering
ISSN:1057-7122
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Reengineering of electronic circuits has received considerable interest in the design automation community. Reengineering is the examination and alternation of a system to reconstitute it in a new form, which potentially involves changes at the requirements, design, and implementation level. This paper deals with the redesign problem in which the original implementation information is either missing or incomplete. Given a target circuit with a set of test points and a set of missing components, a circuit is redesignable if the transfer function of each missing component can be derived from the partial knowledge in existing implementation. The derived transfer functions are then used to construct the missing components. This paper presents an efficient algorithm that checks if a target circuit is redesignable. A set of check rules is developed from circuit topology without the need of circuit simulations. Thus, the redesignability check process can be applied for both linear and nonlinear circuits.
ISSN:1057-7122
DOI:10.1109/81.780375