A Framework for Compressive On-chip Action Potential Recording

Scaling neural recording systems to thousands of channels creates extreme bandwidth demands, posing a challenge for resource-constrained, implantable devices. This work introduces an adaptive, multi-stage compression framework for high-bandwidth neural interfaces. The system combines a Wired-OR anal...

Full description

Bibliographic Details

Published in:	IEEE transactions on biomedical engineering Vol. PP; pp. 1 - 13
Main Authors:	Yan, Pumiao, Muratore, Dante G., Chichilnisky, E.J., Murmann, Boris, Weissman, Tsachy
Format:	Journal Article
Language:	English
Published:	United States IEEE 29.09.2025
Subjects:	A/D conversion Analog-to-digital compression Bandwidth brain-machine interfaces Calibration compression algorithm Electrodes Hardware neural interfaces Pipelines Recording Signal to noise ratio Sorting Spatial resolution System-on-chip
ISSN:	0018-9294, 1558-2531, 1558-2531
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!