FPGA Supercomputing Platforms, Architectures, and Techniques for Accelerating Computationally Complex Algorithms
Techniques discussed by the authors include partitioning between a CPU and FPGA hardware, reducing bitwidth to improve performance, interfacing to analog signals, and using high level tools to develop applications. In the paper entitled "Prototyping Advanced Control Systems on FPGA," the a...
Uloženo v:
| Vydáno v: | EURASIP journal on embedded systems Ročník 2009; číslo 1; s. 1 - 2 |
|---|---|
| Hlavní autoři: | , |
| Médium: | Journal Article |
| Jazyk: | angličtina |
| Vydáno: |
Cham
Springer International Publishing
01.01.2009
Springer Nature B.V |
| Témata: | |
| ISSN: | 1687-3955, 1687-3963 |
| On-line přístup: | Získat plný text |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
| Shrnutí: | Techniques discussed by the authors include partitioning between a CPU and FPGA hardware, reducing bitwidth to improve performance, interfacing to analog signals, and using high level tools to develop applications. In the paper entitled "Prototyping Advanced Control Systems on FPGA," the authors present a rapid prototyping platform and design flow suitable for the design of onchip motion controllers and other SoCs with a need for analog interfacing. |
|---|---|
| Bibliografie: | ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14 |
| ISSN: | 1687-3955 1687-3963 |
| DOI: | 10.1155/2009/218456 |