OctCNN: A High Throughput FPGA Accelerator for CNNs using Octave Convolution Algorithm

With the rapid development of convolutional neural networks (CNNs), FPGAs have become one of the most attractive candidates for deploying CNNs. However, previous FPGA solutions based on the traditional convolution are still limited by computational power. In this article, we introduce the octave con...

Celý popis

Uloženo v:

Podrobná bibliografie
Vydáno v:	IEEE transactions on computers Ročník 71; číslo 8; s. 1
Hlavní autoři:	Lou, Wenqi, Gong, Lei, Wang, Chao, Du, Zidong, Xuehai, Zhou
Médium:	Journal Article
Jazyk:	angličtina
Vydáno:	New York IEEE 01.01.2022 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Témata:	accelerators Artificial neural networks Computational modeling Computer architecture Convolution Convolutional neural networks Design optimization design space exploration Field programmable gate arrays FPGA Greedy algorithms Hardware Heuristic methods Kernel Multilayers octave convolution Power consumption Prototypes Search algorithms Signal processing algorithms
ISSN:	0018-9340, 1557-9956
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!

Buďte první, kdo okomentuje tento záznam!