OctCNN: A High Throughput FPGA Accelerator for CNNs using Octave Convolution Algorithm

With the rapid development of convolutional neural networks (CNNs), FPGAs have become one of the most attractive candidates for deploying CNNs. However, previous FPGA solutions based on the traditional convolution are still limited by computational power. In this article, we introduce the octave con...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on computers Vol. 71; no. 8; p. 1
Main Authors:	Lou, Wenqi, Gong, Lei, Wang, Chao, Du, Zidong, Xuehai, Zhou
Format:	Journal Article
Language:	English
Published:	New York IEEE 01.01.2022 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	accelerators Artificial neural networks Computational modeling Computer architecture Convolution Convolutional neural networks Design optimization design space exploration Field programmable gate arrays FPGA Greedy algorithms Hardware Heuristic methods Kernel Multilayers octave convolution Power consumption Prototypes Search algorithms Signal processing algorithms
ISSN:	0018-9340, 1557-9956
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!