Design and Analysis of Low Power Reversible Majority Logic-Based Adder/Subtractor Circuits with Parallel Computing Optimization

The increasing circuit density in CMOS technology is often accompanied by rising power consumption, posing significant challenges in modern Very Large Scale Integration (VLSI) designs. As device dimensions continue to shrink, power dissipation and heat generation become major constraints, necessitat...

Full description

Saved in:

Bibliographic Details
Published in:	SN computer science Vol. 6; no. 6; p. 645
Main Authors:	Potharaju, Vidya Sagar, Saminadan, V.
Format:	Journal Article
Language:	English
Published:	Singapore Springer Nature Singapore 01.08.2025 Springer Nature B.V
Subjects:	Adding circuits Circuits Computer Imaging Computer Science Computer Systems Organization and Communication Networks Data Structures and Information Theory Design Design optimization Energy dissipation Fault tolerance Garbage Gates (circuits) Heat generation Information Systems and Communication Service Large scale integration Literature reviews Logic Logic circuits Original Research Pattern Recognition and Graphics Performance evaluation Power efficiency Power management Quantum computing Research Advancements in Network Technologies Signal processing Software Engineering/Programming and Operating Systems Very large scale integration Vision CMOS Parallel computing Quantum Majority Gate and quantum computing Reversible logic Majority logic
ISSN:	2661-8907, 2662-995X, 2661-8907
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!