Efficient SRAM-PIM Co-design by Joint Exploration of Value-Level and Bit-Level Sparsity
Processing-in-memory (PIM) architectures mitigate the Von Neumann bottleneck by integrating computation units into memory arrays. Among PIM architectures, digital SRAMPIM has become a prominent approach, directly integrating digital logic within the SRAM array. However, the rigid crossbar architectu...
Saved in:
| Published in: | IEEE transactions on computer-aided design of integrated circuits and systems p. 1 |
|---|---|
| Main Authors: | , , , , , , , , , |
| Format: | Journal Article |
| Language: | English |
| Published: |
IEEE
2025
|
| Subjects: | |
| ISSN: | 0278-0070, 1937-4151 |
| Online Access: | Get full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Abstract | Processing-in-memory (PIM) architectures mitigate the Von Neumann bottleneck by integrating computation units into memory arrays. Among PIM architectures, digital SRAMPIM has become a prominent approach, directly integrating digital logic within the SRAM array. However, the rigid crossbar architecture and full array activation pose challenges in efficiently utilizing value-level sparsity. Moreover, neural network models exhibit a high proportion of zero bits within non-zero values, which remain underutilized due to architectural constraints. To overcome these limitations, we present Dyadic Block PIM (DB-PIM), a groundbreaking algorithm-architecture co-design framework to harness both value-level and bit-level sparsity. At the algorithm level, our hybrid-grained pruning technique, combined with a novel sparsity pattern, enables effective sparsity management. Architecturally, DB-PIM incorporates a sparse network and customized digital SRAM-PIM macros, including input pre-processing unit (IPU), dyadic block multiply units (DBMUs), and Canonical Signed Digit (CSD)-based adder trees. It circumvents structured zero values in weights and bypasses unstructured zero bits within non-zero weights and block-wise all-zero bit columns in input features. As a result, the DBPIM framework skips a majority of unnecessary computations, thereby driving significant gains in computational efficiency. Experimental results demonstrate that our DB-PIM framework achieves up to 8.01× speedup and 85.28% energy savings, significantly boosting computational efficiency in digital SRAMPIM systems. |
|---|---|
| AbstractList | Processing-in-memory (PIM) architectures mitigate the Von Neumann bottleneck by integrating computation units into memory arrays. Among PIM architectures, digital SRAMPIM has become a prominent approach, directly integrating digital logic within the SRAM array. However, the rigid crossbar architecture and full array activation pose challenges in efficiently utilizing value-level sparsity. Moreover, neural network models exhibit a high proportion of zero bits within non-zero values, which remain underutilized due to architectural constraints. To overcome these limitations, we present Dyadic Block PIM (DB-PIM), a groundbreaking algorithm-architecture co-design framework to harness both value-level and bit-level sparsity. At the algorithm level, our hybrid-grained pruning technique, combined with a novel sparsity pattern, enables effective sparsity management. Architecturally, DB-PIM incorporates a sparse network and customized digital SRAM-PIM macros, including input pre-processing unit (IPU), dyadic block multiply units (DBMUs), and Canonical Signed Digit (CSD)-based adder trees. It circumvents structured zero values in weights and bypasses unstructured zero bits within non-zero weights and block-wise all-zero bit columns in input features. As a result, the DBPIM framework skips a majority of unnecessary computations, thereby driving significant gains in computational efficiency. Experimental results demonstrate that our DB-PIM framework achieves up to 8.01× speedup and 85.28% energy savings, significantly boosting computational efficiency in digital SRAMPIM systems. |
| Author | He, Xiaolin Wang, Xueyan Jia, Xiaotao Duan, Cenlin Yang, Jianlei Wang, Yiou Zhao, Weisheng Qi, Yingjie Wang, Yikun Yan, Bonan |
| Author_xml | – sequence: 1 givenname: Cenlin orcidid: 0000-0002-7531-3461 surname: Duan fullname: Duan, Cenlin organization: School of Integrated Circuit Science and Engineering, Fert Beijing Research Institute, Beihang University, Beijing, China – sequence: 2 givenname: Jianlei orcidid: 0000-0001-8424-7040 surname: Yang fullname: Yang, Jianlei email: jianlei@buaa.edu.cn organization: School of Computer Science and Engineering, Beihang University, Beijing, China – sequence: 3 givenname: Yikun surname: Wang fullname: Wang, Yikun organization: School of Computer Science and Engineering, Beihang University, Beijing, China – sequence: 4 givenname: Yiou surname: Wang fullname: Wang, Yiou organization: School of Computer Science and Engineering, Beihang University, Beijing, China – sequence: 5 givenname: Yingjie orcidid: 0009-0009-2785-4480 surname: Qi fullname: Qi, Yingjie organization: School of Computer Science and Engineering, Beihang University, Beijing, China – sequence: 6 givenname: Xiaolin surname: He fullname: He, Xiaolin organization: School of Computer Science and Engineering, Beihang University, Beijing, China – sequence: 7 givenname: Bonan orcidid: 0000-0002-3052-9330 surname: Yan fullname: Yan, Bonan organization: Institute for Artificial Intelligence, Peking University, Beijing, China – sequence: 8 givenname: Xueyan orcidid: 0000-0003-0080-4730 surname: Wang fullname: Wang, Xueyan organization: School of Integrated Circuit Science and Engineering, Fert Beijing Research Institute, Beihang University, Beijing, China – sequence: 9 givenname: Xiaotao orcidid: 0000-0003-2207-6092 surname: Jia fullname: Jia, Xiaotao organization: School of Integrated Circuit Science and Engineering, Fert Beijing Research Institute, Beihang University, Beijing, China – sequence: 10 givenname: Weisheng orcidid: 0000-0001-8088-0404 surname: Zhao fullname: Zhao, Weisheng email: weisheng.zhao@buaa.edu.cn organization: School of Integrated Circuit Science and Engineering, Fert Beijing Research Institute, Beihang University, Beijing, China |
| BookMark | eNpFkNFKw0AQRRepYFv9AMGH_YGtM9lsNnmssWolRbFVH8MmmZWVmJRsFPv3prTg0zDMnHvhTNioaRti7BJhhgjJ9Sad384CCNRMqhikVCdsjInUIkSFIzaGQMcCQMMZm3j_CYChCpIxe19Y60pHTc_XL_OVeF6ueNqKirz7aHix44-tG26L323ddqZ3bcNby99M_U0iox-quWkqfuP647bems67fnfOTq2pPV0c55S93i026YPInu6X6TwTJUrViyTGQgUqjqOkDKAAkIA6TiCqSCsMZKWkDlVUEmpLBSjSVahMZI01AxiVcsrwkFt2rfcd2XzbuS_T7XKEfG8m35vJ92byo5mBuTowjoj-_xGGrhjlH5htX4M |
| CODEN | ITCSDI |
| ContentType | Journal Article |
| DBID | 97E RIA RIE AAYXX CITATION |
| DOI | 10.1109/TCAD.2025.3580335 |
| DatabaseName | IEEE All-Society Periodicals Package (ASPP) 2005–Present IEEE All-Society Periodicals Package (ASPP) 1998–Present IEEE Electronic Library (IEL) CrossRef |
| DatabaseTitle | CrossRef |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EISSN | 1937-4151 |
| EndPage | 1 |
| ExternalDocumentID | 10_1109_TCAD_2025_3580335 11037481 |
| Genre | orig-research |
| GrantInformation_xml | – fundername: National Natural Science Foundation of China grantid: Grant No. 62072019 funderid: 10.13039/501100001809 – fundername: National Key Research and Development Program of China grantid: Grant No. 2023YFB4503704; Grant No. 2024YFB4505601 funderid: 10.13039/501100012166 – fundername: Beijing Natural Science Foundation grantid: Grant No. L243031 |
| GroupedDBID | --Z -~X 0R~ 29I 4.4 5GY 6IK 97E AAJGR AARMG AASAJ AAWTH ABAZT ABQJQ ABVLG ACGFS ACIWK ACNCT AENEX AGQYO AHBIQ AKJIK AKQYR ALMA_UNASSIGNED_HOLDINGS ASUFR ATWAV BEFXN BFFAM BGNUA BKEBE BPEOZ CS3 DU5 EBS HZ~ IFIPE IPLJI JAVBF LAI M43 O9- OCL P2P PZZ RIA RIE RNS TN5 5VS AAYXX AETIX AGSQL AI. AIBXA ALLEH CITATION EJD H~9 IBMZZ ICLAB IFJZH VH1 VJK |
| ID | FETCH-LOGICAL-c135t-981b5258869c20b0030178906de75123d537456ce17feb05e7d45a6fafa1b56c3 |
| IEDL.DBID | RIE |
| ISSN | 0278-0070 |
| IngestDate | Sat Nov 29 07:49:00 EST 2025 Wed Jun 25 06:00:20 EDT 2025 |
| IsPeerReviewed | true |
| IsScholarly | true |
| Language | English |
| License | https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html https://doi.org/10.15223/policy-029 https://doi.org/10.15223/policy-037 |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-c135t-981b5258869c20b0030178906de75123d537456ce17feb05e7d45a6fafa1b56c3 |
| ORCID | 0009-0009-2785-4480 0000-0002-7531-3461 0000-0001-8424-7040 0000-0002-3052-9330 0000-0001-8088-0404 0000-0003-0080-4730 0000-0003-2207-6092 |
| PageCount | 1 |
| ParticipantIDs | ieee_primary_11037481 crossref_primary_10_1109_TCAD_2025_3580335 |
| PublicationCentury | 2000 |
| PublicationDate | 2025-00-00 |
| PublicationDateYYYYMMDD | 2025-01-01 |
| PublicationDate_xml | – year: 2025 text: 2025-00-00 |
| PublicationDecade | 2020 |
| PublicationTitle | IEEE transactions on computer-aided design of integrated circuits and systems |
| PublicationTitleAbbrev | TCAD |
| PublicationYear | 2025 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssj0014529 |
| Score | 2.4358041 |
| Snippet | Processing-in-memory (PIM) architectures mitigate the Von Neumann bottleneck by integrating computation units into memory arrays. Among PIM architectures,... |
| SourceID | crossref ieee |
| SourceType | Index Database Publisher |
| StartPage | 1 |
| SubjectTerms | Accuracy Algorithm/Architecture Co-design Artificial intelligence Artificial neural networks Computational efficiency Computational modeling Computer architecture Hardware Hybrid-grained Sparsity Integrated circuit modeling Memory management Processing-In-Memory Redundancy SRAM-PIM |
| Title | Efficient SRAM-PIM Co-design by Joint Exploration of Value-Level and Bit-Level Sparsity |
| URI | https://ieeexplore.ieee.org/document/11037481 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| journalDatabaseRights | – providerCode: PRVIEE databaseName: IEEE Electronic Library (IEL) customDbUrl: eissn: 1937-4151 dateEnd: 99991231 omitProxy: false ssIdentifier: ssj0014529 issn: 0278-0070 databaseCode: RIE dateStart: 19820101 isFulltext: true titleUrlDefault: https://ieeexplore.ieee.org/ providerName: IEEE |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3NT8IwFG-UeNCDnxjxKz14Mils69quRyQQNUCIIHJbuu01ITGM4DDxv7ftpnDx4G1fL-l-bfL63u-9XxG6oxAEXqoY8TQFEgJIkoQ8JZ5SHljiLXGSQtO-GA6j2UyOqmZ11wsDAK74DJr20nH5WZ6ubaqs5ftOLcUEO7tC8LJZ65cysAyiS6hYyVizkCsK0_dka2L-yoSCAWta0o-6o902TmjrVBXnVHpH_xzOMTqsdo-4XU73CdqBxSk62NIUPENvXScKYSzx-KU9IKOnAe7kJHOVGjj5ws_53Lwra-_ctOBc46l6XwPp2woirBYZfpgX1d14qVzdRh299rqTziOpTk8gqU9ZQaTZkLKARRGXaeCVwZPteuUZCOPlacbM4BlPwRcaEo-ByEKmuFZaGUOe0nNUW-QLuEBYcEZ1wiXVIgqZ7bWlOjSBCE2YTkCyBrr_gTNeliIZsQsuPBlb7GOLfVxh30B1C-XmwwrFyz-eX6F9a16mPa5RrVit4QbtpZ_F_GN169bAN9aprE4 |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3NT8IwFG8MmqgHv4342YMnk8K2rt12RAIBHYQIIrel214TErMRHCb-97bdFC4evO2rS_trk_a933u_h9A9BcexEsGIJSkQFyAgscsTYglhgSbeYiMpNA294dCfzYJRlaxucmEAwASfQUNfGi4_zZOVdpU1bduopShjZ1uXzqrStX5JA80hGpeKFo1VS7kiMW0raE7UuJQx6LCGpv2oKe623oY26qqYbaV7-M8OHaGD6vyIW-WEH6MtyE7Q_oaq4Cl66xhZCNUSj19aAzLqD3A7J6mJ1cDxF37K5-pdGX1nJgbnEk_F-wpIqGOIsMhS_DgvqrvxQpjIjTP02u1M2j1S1U8giU1ZQQJ1JGUO830eJI5Vmk8675Wn4Kl9nqZMdZ7xBGxPQmwx8FKXCS6FFKohT-g5qmV5BhcIe5xRGfOASs93mc62pdJVpgiNmYwhYHX08ANntChlMiJjXlhBpLGPNPZRhX0dnWko1x9WKF7-8fwO7fYmgzAK-8PnK7Snf1U6Qa5RrViu4AbtJJ_F_GN5a9bDNwV4r5c |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Efficient+SRAM-PIM+Co-design+by+Joint+Exploration+of+Value-Level+and+Bit-Level+Sparsity&rft.jtitle=IEEE+transactions+on+computer-aided+design+of+integrated+circuits+and+systems&rft.au=Duan%2C+Cenlin&rft.au=Yang%2C+Jianlei&rft.au=Wang%2C+Yikun&rft.au=Wang%2C+Yiou&rft.date=2025&rft.issn=0278-0070&rft.eissn=1937-4151&rft.spage=1&rft.epage=1&rft_id=info:doi/10.1109%2FTCAD.2025.3580335&rft.externalDBID=n%2Fa&rft.externalDocID=10_1109_TCAD_2025_3580335 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0278-0070&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0278-0070&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0278-0070&client=summon |