FPGA-Based Channel Coding Architectures for 5G Wireless Using High-Level Synthesis

We propose strategies to achieve a high-throughput FPGA architecture for quasi-cyclic low-density parity-check codes based on circulant-1 identity matrix construction. By splitting the node processing operation in the min-sum approximation algorithm, we achieve pipelining in the layered decoding sch...

Celý popis

Podrobná bibliografia

Vydané v:	International Journal of Reconfigurable Computing Ročník 2017; číslo 2017; s. 1 - 23-004
Hlavní autori:	Aziz, Ahsan, Ly, Tai, Kee, Hojin, Mhaske, Swapnil, Spasojevic, Predrag
Médium:	Journal Article
Jazyk:	English
Vydavateľské údaje:	Cairo, Egypt Hindawi Limiteds 01.01.2017 Hindawi Publishing Corporation Hindawi John Wiley & Sons, Inc Wiley
Predmet:	Algorithms Automation Design Designers Digital integrated circuits Digital signal processors Error-correcting codes Low density parity check codes Rapid prototyping Research methodology Signal processing Subject specialists Wi-Fi Wireless local area networks (Computer networks)
ISSN:	1687-7195, 1687-7209
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!