Timing errors in LDPC decoding computations with overscaled supply voltage

Decoders for Low Density Parity Check (LDPC) codes, used commonly in communication networks, possess inherent tolerance to random internal computation errors. Consequently, it is possible to apply voltage over-scaling (VOS) in their implementation to save energy. In this paper, the impact of VOS on...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:2014 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED) S. 201 - 206
Hauptverfasser: Sedighi, Behnam, Anthapadmanabhan, N. Prasanth, Suvakovic, Dusan
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: ACM 01.08.2014
Schlagworte:
Arithmetic and signal processing circuits
Computation errors
Decoding
Delays
Error-resilience
Integrated circuit modeling
Noisy decoder
Parity check codes
Registers
Simulation
Voltage over-scaling
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Decoders for Low Density Parity Check (LDPC) codes, used commonly in communication networks, possess inherent tolerance to random internal computation errors. Consequently, it is possible to apply voltage over-scaling (VOS) in their implementation to save energy. In this paper, the impact of VOS on timing errors is characterized for a typical min-sum LDPC decoder architecture using circuit simulations. Failure modes are analyzed for arithmetic circuits performing variable and check node computations. It is shown that a rather unconventional register placement in the variable node unit is beneficial for voltage scaling, and that the check node unit may be designed such that only the least significant bits are more likely to experience errors. Insights into timing error characteristics obtained through this analysis can be used to estimate the limits of voltage scaling and associated energy saving in practical LDPC decoder designs.
DOI:10.1145/2627369.2627638