Power-conscious Scheduling for Real-time Embedded Systems Design

Power efficient design of real-time embedded systems based on programmable processors becomes more important as system functionality is increasingly realized through software. We address a power optimization method for real-time embedded applications on a variable speed processor. The method combine...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:VLSI Design Jg. 2001; H. 2; S. l139 - 150
Hauptverfasser: Shin, Youngsoo, Choi, Kiyoung, Sakurai, Takayasu
Format: Journal Article
Sprache:Englisch
Veröffentlicht: Hindawi Limiteds 01.01.2001
Schlagworte:
ISSN:1065-514X, 1563-5171
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Power efficient design of real-time embedded systems based on programmable processors becomes more important as system functionality is increasingly realized through software. We address a power optimization method for real-time embedded applications on a variable speed processor. The method combines off-line and on-line components. The off-line component determines the lowest possible maximum processor speed while guaranteeing deadlines of all tasks. The on-line component dynamically varies the processor speed or bring a processor into a power-down mode to exploit execution time variations and idle intervals. Experimental results show that the proposed method obtains a significant power reduction across several kinds of applications.
Bibliographie:ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
ISSN:1065-514X
1563-5171
DOI:10.1155/2001/23925