Bus encoding for low-power high-performance memory systems

High-performance memory buses consume large energy as they include termination networks, BiCMOS and/or open-drain output. This paper introduces power reduction techniques for memory systems deliberating on burst-mode transfers over the high-speed bus specifications such as Low Voltage BiCMOS (LVT),...

Full description

Saved in:

Bibliographic Details
Published in:	37th Design Automation Conference, 2000 pp. 800 - 805
Main Authors:	Chang, Naehyuck, Kim, Kwanho, Cho, Jinsung
Format:	Conference Proceeding
Language:	English
Published:	New York, NY, USA ACM 01.01.2000 IEEE
Series:	ACM Conferences
Subjects:	Access protocols Applied computing > Physical sciences and engineering > Engineering BiCMOS integrated circuits Cache memory CMOS logic circuits Computer systems organization > Dependable and fault-tolerant systems and networks Encoding Energy consumption General and reference > Cross-computing tools and techniques > Performance Hardware > Communication hardware, interfaces and storage > Buses and high-speed links Hardware > Electronic design automation > Methodologies for EDA Hardware > Emerging technologies Hardware > Integrated circuits > Logic circuits > Arithmetic and datapath circuits Hardware > Integrated circuits > Logic circuits > Design modules and hierarchy Hardware > Robustness Hardware > Very large scale integration design Microprocessors Networks > Network performance evaluation Permission Power system modeling Random access memory
ISBN:	9781581131871, 1581131879
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!