THE FIRST HARDWARE MSC ALGORITHM IMPLEMENTATION

This paper describes the first attempt of hardware implementation of Multistream Compression (MSC) algorithm. The algorithm is transformed to series of Finite State Machines with Datapath using Register-Transfer methodology. Those state machines are then implemented in VHDL to selected FPGA platform...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:Neural Network World Ročník 27; číslo 6; s. 541 - 555
Hlavní autoři: Fábera, Vít, Musil, Tomáš, Rada, Jakub
Médium: Journal Article
Jazyk:angličtina
Vydáno: Prague Institute of Information and Computer Technology 01.01.2017
Czech Technical University in Prague, Faculty of Transportation Sciences
Témata:
Algorithms
Computer memory
Data structures
Finite state machines
Hardware
Hardware description languages
Neural networks
Series (mathematics)
left tree representation
multistream compression
MSC
compression
parallel compression
FPGA
ISSN:1210-0552, 2336-4335
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:This paper describes the first attempt of hardware implementation of Multistream Compression (MSC) algorithm. The algorithm is transformed to series of Finite State Machines with Datapath using Register-Transfer methodology. Those state machines are then implemented in VHDL to selected FPGA platform. The algorithm utilizes a special tree data structure, called MSC tree. For storage purpose of the MSC tree a Left Tree Representation is introduced. Due to parallelism, the algorithm uses multiple port access to SDRAM memory.
Bibliografie:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ISSN:1210-0552
2336-4335
DOI:10.14311/NNW.2017.27.029