HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips

DRAM is the building block of modern main memory systems. DRAM cells must be periodically refreshed to prevent data loss. Refresh operations degrade system performance by interfering with memory accesses. As DRAM chip density increases with technology node scaling, refresh operations also increase b...

Ausführliche Beschreibung

Bibliographische Detailangaben

Veröffentlicht in:	2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO) S. 815 - 834
Hauptverfasser:	Yaglikci, A. Giray, Olgun, Ataberk, Patel, Minesh, Luo, Haocong, Hassan, Hasan, Orosa, Lois, Ergin, Oguz, Mutlu, Onur
Format:	Tagungsbericht
Sprache:	Englisch
Veröffentlicht:	IEEE 01.10.2022
Schlagworte:	Degradation DRAM DRAM chips Failure analysis memory access latency memory controller Microarchitecture Parallel processing refresh rowhammer Standards organizations System performance
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!