PrefixRL: Optimization of Parallel Prefix Circuits using Deep Reinforcement Learning

In this work, we present a reinforcement learning (RL) based approach to designing parallel prefix circuits such as adders or priority encoders that are fundamental to high-performance digital design. Unlike prior methods, our approach designs solutions tabula rasa purely through learning with synth...

Full description

Bibliographic Details

Published in:	2021 58th ACM/IEEE Design Automation Conference (DAC) pp. 853 - 858
Main Authors:	Roy, Rajarshi, Raiman, Jonathan, Kant, Neel, Elkin, Ilyas, Kirby, Robert, Siu, Michael, Oberman, Stuart, Godil, Saad, Catanzaro, Bryan
Format:	Conference Proceeding
Language:	English
Published:	IEEE 05.12.2021
Subjects:	datapath optimization Delays Libraries machine learning Machine learning algorithms Reinforcement learning Task analysis Training
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!