A robust edge encoding technique for energy-efficient multi-cycle interconnect

In this paper, we propose a new edge encoding technique to reduce the energy consumption in multi-cycle interconnects. Both average and worst-case energy are reduced by desynchronizing the edges of rising and falling transitions. In a 1.2V 65nm CMOS technology, the approach achieves up to 31% energy...

Celý popis

Podrobná bibliografia

Vydané v:	ISLPED '07 : proceedings of the International Symposium on Low Power Electronics and Design : Portland, Oregon, USA, August 27-29, 2007 s. 68 - 73
Hlavní autori:	Jae-sun Seo, Sylvester, D, Blaauw, D, Kaul, H, Krishnamurthy, R
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	IEEE 01.08.2007
Predmet:	Algorithm design and analysis Circuits Clustering algorithms CMOS technology Delay estimation Encoding Energy efficiency interconnect multi-cycle interconnect repeaters Robustness Timing
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!