Modular Verification of Safe Memory Reclamation in Concurrent Separation Logic

Formal verification is an effective method to address the challenge of designing correct and efficient concurrent data structures. But verification efforts often ignore memory reclamation, which involves nontrivial synchronization between concurrent accesses and reclamation. When incorrectly impleme...

Full description

Bibliographic Details

Published in:	Proceedings of ACM on programming languages Vol. 7; no. OOPSLA2; pp. 828 - 856
Main Authors:	Jung, Jaehwang, Lee, Janggun, Choi, Jaemin, Kim, Jaewoo, Park, Sunho, Kang, Jeehoon
Format:	Journal Article
Language:	English
Published:	New York, NY, USA ACM 16.10.2023
Subjects:	Concurrent algorithms Program verification Separation logic Theory of computation Iris safe memory reclamation separation logic
ISSN:	2475-1421, 2475-1421
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!