Web-Based Simulator of Superscalar RISC-V Processors

Mastering computational architectures is essential for developing fast and power-efficient programs. Our advanced simulator empowers both IT students and professionals to grasp the fundamentals of superscalar RISC-V processors, HW/SW co-design and HPC optimization techniques. With customizable proce...

Celý popis

Podrobná bibliografia

Vydané v:	SC24-W: Workshops of the International Conference for High Performance Computing, Networking, Storage and Analysis s. 1676 - 1684
Hlavní autori:	Jaros, Jiri, Majer, Michal, Horky, Jakub, Vavra, Jan
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	IEEE 17.11.2024
Predmet:	Codes Computer architecture HW-SW Co-design Optimization Processor Simulator Program processors RISC-V Runtime Semiconductor device measurement Software development management Source coding Superscalar Processor Systems architecture Vectors Web Application
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!