Generation of Mixed-Driving Multi-Bit Flip-Flops for Power Optimization
Multi-bit flip-flops (MBFFs) are often used to reduce the number of clock sinks, resulting in a low-power design. A traditional MBFF is composed of individual FFs of uniform driving strength. However, if some but not all of the bits of an MBFF violate timing constraints, the MBFF has to be sized up...
Saved in:
| Published in: | 2022 IEEE/ACM International Conference On Computer Aided Design (ICCAD) pp. 1 - 9 |
|---|---|
| Main Authors: | , , , |
| Format: | Conference Proceeding |
| Language: | English |
| Published: |
ACM
29.10.2022
|
| ISSN: | 1558-2434 |
| Online Access: | Get full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Abstract | Multi-bit flip-flops (MBFFs) are often used to reduce the number of clock sinks, resulting in a low-power design. A traditional MBFF is composed of individual FFs of uniform driving strength. However, if some but not all of the bits of an MBFF violate timing constraints, the MBFF has to be sized up or decomposed into smaller bit-width combinations to satisfy timing, which reduces the power saving. In this paper, we present a new MBFF generation approach considering mixed-driving MBFFs whose certain bits have a higher driving strength than the other bits. To maximize the FF merging rate (and hence to minimize the final amount of clock sinks), our approach will first perform aggressive FF merging subject to timing constraints. Our merging is aggressive in the sense that we are willing to possibly oversize some FFs and allow the presence of empty bits in an MBFF to merge FFs into MBFFs of uniform driving strengths as much as possible. The oversized individual FFs of an MBFF will be later downsized subject to timing constraints by our approach, which results in a mixed-driving MBFF. Our MBFF generation approach has been combined with a commercial place and route tool, and our experimental results show the superiority of our approach over a prior work that considers uniform-driving MBFFs only in terms of the clock sink count, the FF power, the clock buffer count, and the routed clock wirelength. |
|---|---|
| AbstractList | Multi-bit flip-flops (MBFFs) are often used to reduce the number of clock sinks, resulting in a low-power design. A traditional MBFF is composed of individual FFs of uniform driving strength. However, if some but not all of the bits of an MBFF violate timing constraints, the MBFF has to be sized up or decomposed into smaller bit-width combinations to satisfy timing, which reduces the power saving. In this paper, we present a new MBFF generation approach considering mixed-driving MBFFs whose certain bits have a higher driving strength than the other bits. To maximize the FF merging rate (and hence to minimize the final amount of clock sinks), our approach will first perform aggressive FF merging subject to timing constraints. Our merging is aggressive in the sense that we are willing to possibly oversize some FFs and allow the presence of empty bits in an MBFF to merge FFs into MBFFs of uniform driving strengths as much as possible. The oversized individual FFs of an MBFF will be later downsized subject to timing constraints by our approach, which results in a mixed-driving MBFF. Our MBFF generation approach has been combined with a commercial place and route tool, and our experimental results show the superiority of our approach over a prior work that considers uniform-driving MBFFs only in terms of the clock sink count, the FF power, the clock buffer count, and the routed clock wirelength. |
| Author | Mak, Wai-Kei Lai, Yu-Cheng Liu, Meng-Yun Wang, Ting-Chi |
| Author_xml | – sequence: 1 givenname: Meng-Yun surname: Liu fullname: Liu, Meng-Yun email: newmileou@gapp.nthu.edu.tw organization: National Tsing Hua University,Department of Computer Science,Hsinchu,Taiwan – sequence: 2 givenname: Yu-Cheng surname: Lai fullname: Lai, Yu-Cheng email: s109062701@m109.nthu.edu.tw organization: National Tsing Hua University,Department of Computer Science,Hsinchu,Taiwan – sequence: 3 givenname: Wai-Kei surname: Mak fullname: Mak, Wai-Kei email: wkmak@cs.nthu.edu.tw organization: National Tsing Hua University,Department of Computer Science,Hsinchu,Taiwan – sequence: 4 givenname: Ting-Chi surname: Wang fullname: Wang, Ting-Chi email: tcwang@cs.nthu.edu.tw organization: National Tsing Hua University,Department of Computer Science,Hsinchu,Taiwan |
| BookMark | eNotjjtPwzAURg0CiVIyszD4D7jc60fsjFDagtSqDDBXTnyNjNIkSsLz11MB0zccnaPvnJ00bUOMXSLMELW5VgacMnKmjC60VUcsK6w7AFCFRKuP2QSNcUJqpc9YNgyvACCdRWthwlYraqj3Y2ob3ka-SZ8UxF2f3lPzwjdv9ZjEbRr5sk6dWNZtN_DY9vyx_aCeb7sx7dP3r3zBTqOvB8r-d8qel4un-b1Yb1cP85u18FK7UYQYLGAJPkYIhcNcUiglqQorF0LpEfIqmhh1dbgY0fgYoCQsKwpeQRXUlF39dRMR7bo-7X3_tUOAvMhzpX4AiNdPiA |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IH CBEJK RIE RIO |
| DOI | 10.1145/3508352.3549473 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan (POP) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Xplore Digital Library IEEE Proceedings Order Plans (POP) 1998-present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Xplore Digital Library url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EISBN | 9781450392174 1450392172 |
| EISSN | 1558-2434 |
| EndPage | 9 |
| ExternalDocumentID | 10069663 |
| Genre | orig-research |
| GrantInformation_xml | – fundername: National Science and Technology Council funderid: 10.13039/501100020950 |
| GroupedDBID | 6IE 6IF 6IH 6IL 6IN AAWTH ABLEC ADZIZ ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO FEDTE IEGSK IJVOP M43 OCL RIE RIL RIO |
| ID | FETCH-LOGICAL-a248t-dfd701b0aff0d98162edb2e3c1c8ddba106cf5ff4c028f15afd0be1bceda30cd3 |
| IEDL.DBID | RIE |
| ISICitedReferencesCount | 5 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000981574300074&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| IngestDate | Wed Aug 27 02:46:16 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-a248t-dfd701b0aff0d98162edb2e3c1c8ddba106cf5ff4c028f15afd0be1bceda30cd3 |
| PageCount | 9 |
| ParticipantIDs | ieee_primary_10069663 |
| PublicationCentury | 2000 |
| PublicationDate | 2022-Oct.-29 |
| PublicationDateYYYYMMDD | 2022-10-29 |
| PublicationDate_xml | – month: 10 year: 2022 text: 2022-Oct.-29 day: 29 |
| PublicationDecade | 2020 |
| PublicationTitle | 2022 IEEE/ACM International Conference On Computer Aided Design (ICCAD) |
| PublicationTitleAbbrev | ICCAD |
| PublicationYear | 2022 |
| Publisher | ACM |
| Publisher_xml | – name: ACM |
| SSID | ssj0002871770 ssj0020286 |
| Score | 2.234365 |
| Snippet | Multi-bit flip-flops (MBFFs) are often used to reduce the number of clock sinks, resulting in a low-power design. A traditional MBFF is composed of individual... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 1 |
| Title | Generation of Mixed-Driving Multi-Bit Flip-Flops for Power Optimization |
| URI | https://ieeexplore.ieee.org/document/10069663 |
| WOSCitedRecordID | wos000981574300074&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07T8MwELZoxQALryLKSx5YXeI4D2flEVgoHUDqVvlxliKVpmpTxM_n7IbShYHNOlmWdY7t-8757iPkJspwVdMIGCB8QICSSKYLrZlNeaa0S2QR2yA2kQ-HcjwuRi1ZPXBhACD8fAYD3wxv-bY2K58qwx3uh85Eh3TyPFuTtTYJFR_65_7ja9EWGrK2lg9P0luRhmBjIBAQJV4lfUtMJdwl5cE_Z3FIer-sPDra3DdHZAdmx2R_q6DgCXlaV5H2zqa1oy_VF1j2sKh81oAGri27qxpaTqs5K6f1fEkxZqUjr5RGX_Hw-GhZmT3yXj6-3T-zViqBqTiRDbPO5hHXkXIusoXkWQxWxyAMN9JarRD4GZc6lxh0i-OpcjbSwLUBq0RkrDgl3Vk9gzNCVQIYQqTSv5hhE3SBPQV3Cq3CcdknPe-TyXxdDWPy447zP-wXZC_2lAE87-PiknSbxQquyK75bKrl4jqs4Tc4x5zT |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LTwIxEG4UTdSLL4xve_BabLft0r36WDECcsCEG-kz2QSBwGL8-bZlRS4evDWTpmmm23a-6X7zAXCLU7-qHFtkPXzwAIUJpDKlkOEklcoxkSUmik00u10xGGS9iqweuTDW2vjzmW2EZnzLNxO9CKkyv8PD0CndBFucsQQv6VqrlEoI_pvh86vwljekVTUfwvgd5THcaFAPiVjQSV-TU4m3Sb7_z3kcgPovLw_2VjfOIdiw4yOwt1ZS8Bg8L-tIB3fDiYOd4ssa9DgrQt4ARrYtui9KmI-KKcpHk-kc-qgV9oJWGnzzx8dHxcusg_f8qf_QQpVYApIJEyUyzjQxUVg6h00mSJpYoxJLNdHCGCU99NOOO8e0d4sjXDqDlSVKWyMp1oaegNp4MranAEpmfRDBRXgz802rMt-TEie9lToizkA9-GQ4XdbDGP644_wP-w3YafU77WH7pft6AXaTQCDwp3-SXYJaOVvYK7CtP8tiPruO6_kNkQegGg |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2022+IEEE%2FACM+International+Conference+On+Computer+Aided+Design+%28ICCAD%29&rft.atitle=Generation+of+Mixed-Driving+Multi-Bit+Flip-Flops+for+Power+Optimization&rft.au=Liu%2C+Meng-Yun&rft.au=Lai%2C+Yu-Cheng&rft.au=Mak%2C+Wai-Kei&rft.au=Wang%2C+Ting-Chi&rft.date=2022-10-29&rft.pub=ACM&rft.eissn=1558-2434&rft.spage=1&rft.epage=9&rft_id=info:doi/10.1145%2F3508352.3549473&rft.externalDocID=10069663 |