ILP and TLP in shared memory applications: A limit study

With the breakdown of Dennard scaling, future processor designs will be at the mercy of power limits as Chip MultiProcessor (CMP) designs scale out to many-cores. It is critical, therefore, that future CMPs be optimally designed in terms of performance efficiency with respect to power. A characteriz...

Celý popis

Podrobná bibliografia

Vydané v:	PACT '14 : proceedings of the 23rd International Conference on Parallel Architectures and Compilation Techniques : August 24-27, 2014, Edmonton, AB, Canada s. 113 - 125
Hlavní autori:	Fatehi, Ehsan, Gratz, Paul V.
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	ACM 01.08.2014
Predmet:	Benchmark testing Instruction sets Instruction-Level Parallelism (ILP) Limits Multicore processing Parallel processing PThreads Thread-Level Parallelism (TLP) Transistors Upper bound
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!