CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability

DRAM has been the dominant technology for architecting main memory for decades. Recent trends in multi-core system design and large-dataset applications have amplified the role of DRAM as a critical system bottleneck. We propose Copy-Row DRAM (CROW), a flexible substrate that enables new mechanisms...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:2019 ACM/IEEE 46th Annual International Symposium on Computer Architecture (ISCA) S. 129 - 142
Hauptverfasser: Hassan, Hasan, Patel, Minesh, Kim, Jeremie S., Yaglikci, A. Giray, Vijaykumar, Nandita, Ghiasi, Nika Mansouri, Ghose, Saugata, Mutlu, Onur
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: ACM 01.06.2019
Schlagworte:
Computer architecture
DRAM
DRAM chips
energy
Energy conservation
Energy efficiency
memory systems
power
Random access memory
Reliability
Substrates
System performance
ISSN:2575-713X
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Abstract DRAM has been the dominant technology for architecting main memory for decades. Recent trends in multi-core system design and large-dataset applications have amplified the role of DRAM as a critical system bottleneck. We propose Copy-Row DRAM (CROW), a flexible substrate that enables new mechanisms for improving DRAM performance, energy efficiency, and reliability. We use the CROW substrate to implement 1) a low-cost in-DRAM caching mechanism that lowers DRAM activation latency to frequently-accessed rows by 38% and 2) a mechanism that avoids the use of short-retention-time rows to mitigate the performance and energy overhead of DRAM refresh operations. CROW's flexibility allows the implementation of both mechanisms at the same time. Our evaluations show that the two mechanisms synergistically improve system performance by 20.0% and reduce DRAM energy by 22.3% for memory-intensive four-core workloads, while incurring 0.48% extra area overhead in the DRAM chip and 11.3KiB storage overhead in the memory controller, and consuming 1.6% of DRAM storage capacity, for one particular implementation.
AbstractList DRAM has been the dominant technology for architecting main memory for decades. Recent trends in multi-core system design and large-dataset applications have amplified the role of DRAM as a critical system bottleneck. We propose Copy-Row DRAM (CROW), a flexible substrate that enables new mechanisms for improving DRAM performance, energy efficiency, and reliability. We use the CROW substrate to implement 1) a low-cost in-DRAM caching mechanism that lowers DRAM activation latency to frequently-accessed rows by 38% and 2) a mechanism that avoids the use of short-retention-time rows to mitigate the performance and energy overhead of DRAM refresh operations. CROW's flexibility allows the implementation of both mechanisms at the same time. Our evaluations show that the two mechanisms synergistically improve system performance by 20.0% and reduce DRAM energy by 22.3% for memory-intensive four-core workloads, while incurring 0.48% extra area overhead in the DRAM chip and 11.3KiB storage overhead in the memory controller, and consuming 1.6% of DRAM storage capacity, for one particular implementation.
Author Patel, Minesh
Yaglikci, A. Giray
Ghose, Saugata
Kim, Jeremie S.
Mutlu, Onur
Hassan, Hasan
Vijaykumar, Nandita
Ghiasi, Nika Mansouri
Author_xml – sequence: 1
  givenname: Hasan
  surname: Hassan
  fullname: Hassan, Hasan
  organization: ETH Zürich
– sequence: 2
  givenname: Minesh
  surname: Patel
  fullname: Patel, Minesh
  organization: ETH Zürich
– sequence: 3
  givenname: Jeremie S.
  surname: Kim
  fullname: Kim, Jeremie S.
  organization: Carnegie Mellon University
– sequence: 4
  givenname: A. Giray
  surname: Yaglikci
  fullname: Yaglikci, A. Giray
  organization: ETH Zürich
– sequence: 5
  givenname: Nandita
  surname: Vijaykumar
  fullname: Vijaykumar, Nandita
  organization: Carnegie Mellon University
– sequence: 6
  givenname: Nika Mansouri
  surname: Ghiasi
  fullname: Ghiasi, Nika Mansouri
  organization: ETH Zürich
– sequence: 7
  givenname: Saugata
  surname: Ghose
  fullname: Ghose, Saugata
  organization: Carnegie Mellon University
– sequence: 8
  givenname: Onur
  surname: Mutlu
  fullname: Mutlu, Onur
  organization: Carnegie Mellon University
BookMark eNotkEtLw0AAhFdRsNacPXjZH9DUfT-8lbRqoVKJil6kbDa7ZaXdlE1U8u-N6GmGmY85zDk4iU10AFxiNMWY8WtKkRQcTSklhFB8BDIt1VAgKoTQ7BiMCJc8l5i-nYGsbT8QQkRJPEAj8F6U69cbOIOr5jsvmraDT59V2yXTOeibBJf7Q2q-QtzCeTl7gI8uDeneROsmcBFd2vZw4X2wwUXbT6CJNSzdLpgq7ELXX4BTb3aty_51DF5uF8_Ffb5a3y2L2So3hMkup14QbRlDHltqGWZUS1azwdrKaoarmgqjuEfWYW1rJAyrDcFW_cKIczoGV3-7wTm3OaSwN6nfKK2GDxT9AccBU9M
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1145/3307650.3322231
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE/IET Electronic Library
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Xplore
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Computer Science
EISBN 9781450366694
1450366694
EISSN 2575-713X
EndPage 142
ExternalDocumentID 8980368
Genre orig-research
GroupedDBID 23M
29F
29O
6IE
6IF
6IH
6IK
6IL
6IM
6IN
AAJGR
AAWTH
ACGFS
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
APO
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IJVOP
IPLJI
M43
OCL
RIE
RIL
RIO
ZY4
ID FETCH-LOGICAL-a247t-3f629c440f1c3c4143974d43c4cbc941bd36a85f0ce19cd06a4da21c83c410553
IEDL.DBID RIE
ISICitedReferencesCount 70
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000521059600011&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Wed Sep 10 07:40:42 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-a247t-3f629c440f1c3c4143974d43c4cbc941bd36a85f0ce19cd06a4da21c83c410553
PageCount 14
ParticipantIDs ieee_primary_8980368
PublicationCentury 2000
PublicationDate 2019-June
PublicationDateYYYYMMDD 2019-06-01
PublicationDate_xml – month: 06
  year: 2019
  text: 2019-June
PublicationDecade 2010
PublicationTitle 2019 ACM/IEEE 46th Annual International Symposium on Computer Architecture (ISCA)
PublicationTitleAbbrev ISCA
PublicationYear 2019
Publisher ACM
Publisher_xml – name: ACM
SSID ssj0002871781
ssj0019956
Score 2.4614077
Snippet DRAM has been the dominant technology for architecting main memory for decades. Recent trends in multi-core system design and large-dataset applications have...
SourceID ieee
SourceType Publisher
StartPage 129
SubjectTerms Computer architecture
DRAM
DRAM chips
energy
Energy conservation
Energy efficiency
memory systems
power
Random access memory
Reliability
Substrates
System performance
Title CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability
URI https://ieeexplore.ieee.org/document/8980368
WOSCitedRecordID wos000521059600011&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3PT8IwGG2AePCECsbf6cEjhfXH1tYbQYgHRUI0cjGka7vEy2ZgaPzvbbsJHrx4a5Y1Wbr06-v3fe89AK4xsZlWEUOCaIuYwBpJoiiyieUWaxybzASzCT6disVCzhqgt-XCWGtD85nt-2Go5ZtCb3yqbCCkcAFXNEGT86Tiam3zKR75B92auoLgGZu1lA9m8cBd27kDI33qKwveUe6Xl0o4Sibt_33EAejuOHlwtj1tDkHD5keg_WPKAOs92gGvo_njyw0cwvviE42KdQl9bAgatNABVLjNIsDb-fABznbEgR4cByIgHAdZCc_J7EGVG-jblis5768ueJ6Mn0Z3qPZQQIowXiKaJURqxqIMa6oZ9viDGeaGOtWS4dTQRIk4i7TFUpsoUcwogrXwL0dxTI9BKy9yewIgdXcbbmLuZjOW2UhZYbBkKlMpJymhp6DjV2v5XslkLOuFOvv78TnYd9hDVl1XF6BVrjb2Euzpj_JtvboK__YbbrqjlA
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3PT8IwGG0QTfSECsbf9uCRwvpjW-eNIAQjICEYuRjStV3iZTMwNP73tmUOD168NcuaLF369fX7vvceALeY6EQKjyFOpEaMY4kiIijSgQ41lthXiXJmE-F4zOfzaFIBzZILo7V2zWe6ZYeulq8yubapsjaPuAm4fAfsWuesgq1VZlQs9nfKNUUNwXI2CzEfzPy2ubiHBo60qK0tWE-5X24q7jDp1_73GYegsWXlwUl53hyBik6PQe3HlgEWu7QOXrvTp5c72IHD7BN1s1UObXRwKrTQQFRY5hHg_bQzgpMtdaAJe44KCHtOWMKyMptQpAraxuWNoPdXAzz3e7PuABUuCkgQFuaIJgGJJGNegiWVDFsEwhQzQxnLiOFY0UBwP_GkxpFUXiCYEgRLbl_2fJ-egGqapfoUQGpuN6HyQzObsUR7QnOFIyYSEYckJvQM1O1qLd43QhmLYqHO_358A_YHs9FwMXwYP16AA4NEok0P1iWo5su1vgJ78iN_Wy2v3X_-BiYapt0
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2019+ACM%2FIEEE+46th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%29&rft.atitle=CROW%3A+A+Low-Cost+Substrate+for+Improving+DRAM+Performance%2C+Energy+Efficiency%2C+and+Reliability&rft.au=Hassan%2C+Hasan&rft.au=Patel%2C+Minesh&rft.au=Kim%2C+Jeremie+S.&rft.au=Yaglikci%2C+A.+Giray&rft.date=2019-06-01&rft.pub=ACM&rft.eissn=2575-713X&rft.spage=129&rft.epage=142&rft_id=info:doi/10.1145%2F3307650.3322231&rft.externalDocID=8980368