CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability

DRAM has been the dominant technology for architecting main memory for decades. Recent trends in multi-core system design and large-dataset applications have amplified the role of DRAM as a critical system bottleneck. We propose Copy-Row DRAM (CROW), a flexible substrate that enables new mechanisms...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:2019 ACM/IEEE 46th Annual International Symposium on Computer Architecture (ISCA) s. 129 - 142
Hlavní autoři: Hassan, Hasan, Patel, Minesh, Kim, Jeremie S., Yaglikci, A. Giray, Vijaykumar, Nandita, Ghiasi, Nika Mansouri, Ghose, Saugata, Mutlu, Onur
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: ACM 01.06.2019
Témata:
Computer architecture
DRAM
DRAM chips
energy
Energy conservation
Energy efficiency
memory systems
power
Random access memory
Reliability
Substrates
System performance
ISSN:2575-713X
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:DRAM has been the dominant technology for architecting main memory for decades. Recent trends in multi-core system design and large-dataset applications have amplified the role of DRAM as a critical system bottleneck. We propose Copy-Row DRAM (CROW), a flexible substrate that enables new mechanisms for improving DRAM performance, energy efficiency, and reliability. We use the CROW substrate to implement 1) a low-cost in-DRAM caching mechanism that lowers DRAM activation latency to frequently-accessed rows by 38% and 2) a mechanism that avoids the use of short-retention-time rows to mitigate the performance and energy overhead of DRAM refresh operations. CROW's flexibility allows the implementation of both mechanisms at the same time. Our evaluations show that the two mechanisms synergistically improve system performance by 20.0% and reduce DRAM energy by 22.3% for memory-intensive four-core workloads, while incurring 0.48% extra area overhead in the DRAM chip and 11.3KiB storage overhead in the memory controller, and consuming 1.6% of DRAM storage capacity, for one particular implementation.
ISSN:2575-713X
DOI:10.1145/3307650.3322231