Minimizing area and power of sequential CMOS circuits using threshold decomposition

This paper describes the design of a standard cell library of differential mode threshold gates, referred to as a Threshold Logic Latch or TLL, and new threshold function identification and decomposition methods to map a conventional logic network consisting of logic gates and flipflops, into a hybr...

Ausführliche Beschreibung