Minimizing area and power of sequential CMOS circuits using threshold decomposition
This paper describes the design of a standard cell library of differential mode threshold gates, referred to as a Threshold Logic Latch or TLL, and new threshold function identification and decomposition methods to map a conventional logic network consisting of logic gates and flipflops, into a hybr...
Uloženo v:
| Vydáno v: | 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) s. 605 - 612 |
|---|---|
| Hlavní autoři: | , , |
| Médium: | Konferenční příspěvek |
| Jazyk: | angličtina |
| Vydáno: |
New York, NY, USA
ACM
05.11.2012
IEEE |
| Edice: | ACM Conferences |
| Témata: | |
| ISBN: | 9781450315739, 1450315739 |
| ISSN: | 1092-3152 |
| On-line přístup: | Získat plný text |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
| Shrnutí: | This paper describes the design of a standard cell library of differential mode threshold gates, referred to as a Threshold Logic Latch or TLL, and new threshold function identification and decomposition methods to map a conventional logic network consisting of logic gates and flipflops, into a hybrid network that consists of both TLLs and conventional logic gates. After logic synthesis and physical design (placement and routing) using a commercial 65nm LP (low power) library, and commercial design tools, the hybrid circuits are shown to have up to 35% less dynamic power, about 50% less leakage power and around 37% less area when compared to the corresponding conventional design operated at the same (peak) frequency. |
|---|---|
| ISBN: | 9781450315739 1450315739 |
| ISSN: | 1092-3152 |
| DOI: | 10.1145/2429384.2429514 |

