Minimizing area and power of sequential CMOS circuits using threshold decomposition
This paper describes the design of a standard cell library of differential mode threshold gates, referred to as a Threshold Logic Latch or TLL, and new threshold function identification and decomposition methods to map a conventional logic network consisting of logic gates and flipflops, into a hybr...
Gespeichert in:
| Veröffentlicht in: | 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) S. 605 - 612 |
|---|---|
| Hauptverfasser: | , , |
| Format: | Tagungsbericht |
| Sprache: | Englisch |
| Veröffentlicht: |
New York, NY, USA
ACM
05.11.2012
IEEE |
| Schriftenreihe: | ACM Conferences |
| Schlagworte: | |
| ISBN: | 9781450315739, 1450315739 |
| ISSN: | 1092-3152 |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Abstract | This paper describes the design of a standard cell library of differential mode threshold gates, referred to as a Threshold Logic Latch or TLL, and new threshold function identification and decomposition methods to map a conventional logic network consisting of logic gates and flipflops, into a hybrid network that consists of both TLLs and conventional logic gates. After logic synthesis and physical design (placement and routing) using a commercial 65nm LP (low power) library, and commercial design tools, the hybrid circuits are shown to have up to 35% less dynamic power, about 50% less leakage power and around 37% less area when compared to the corresponding conventional design operated at the same (peak) frequency. |
|---|---|
| AbstractList | This paper describes the design of a standard cell library of differential mode threshold gates, referred to as a Threshold Logic Latch or TLL, and new threshold function identification and decomposition methods to map a conventional logic network consisting of logic gates and flipflops, into a hybrid network that consists of both TLLs and conventional logic gates. After logic synthesis and physical design (placement and routing) using a commercial 65nm LP (low power) library, and commercial design tools, the hybrid circuits are shown to have up to 35% less dynamic power, about 50% less leakage power and around 37% less area when compared to the corresponding conventional design operated at the same (peak) frequency. |
| Author | Kulkarni, Niranjan Vrudhula, Sarma Nukala, Nishant |
| Author_xml | – sequence: 1 givenname: Niranjan surname: Kulkarni fullname: Kulkarni, Niranjan email: nkulkar1@asu.edu organization: Arizona State University, Tempe, AZ – sequence: 2 givenname: Nishant surname: Nukala fullname: Nukala, Nishant email: nnukala1@asu.edu organization: Arizona State University, Tempe, AZ – sequence: 3 givenname: Sarma surname: Vrudhula fullname: Vrudhula, Sarma email: vrudhula@asu.edu organization: Arizona State University, Tempe, AZ |
| BookMark | eNqNkD1PwzAURY0oEqV0ZmDxyJLiZzt1MqKKL6lVh8Js2c4LNTR2iVMh-PWkaicmpqurq3OHc0EGIQYk5ArYBEDmt1zyUhRyss8c5AkZl6roByYgV6I8_dMHZAis5Fnf-DkZp_TOGAMQRa74kKwWPvjG__jwRk2LhppQ0W38wpbGmib83GHovNnQ2WK5os63bue7RHdpD3TrFtM6bipaoYvNNibf-RguyVltNgnHxxyR14f7l9lTNl8-Ps_u5pnhUnWZUDVnvARuJdR1DtZwi9LA1KGRElQtHK-k4BWKKgelmALMlZPWlby0BRMjcn349Yiot61vTPutp6KYKiH7dXJYjWu0jfEjaWB6b1AfDeqjQW1bj3UP3PwTEL8AB23J |
| ContentType | Conference Proceeding |
| Copyright | 2012 ACM |
| Copyright_xml | – notice: 2012 ACM |
| DBID | 6IE 6IH CBEJK RIE RIO |
| DOI | 10.1145/2429384.2429514 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan (POP) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP) 1998-present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Xplore url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EISBN | 9781450315739 1450315739 |
| EndPage | 612 |
| ExternalDocumentID | 6386734 |
| Genre | orig-research |
| GroupedDBID | 6IE 6IF 6IG 6IH 6IK 6IL 6IM 6IN AAJGR ACM ADPZR ALMA_UNASSIGNED_HOLDINGS APO BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK GUFHI IEGSK IERZE IJVOP OCL RIE RIL RIO 123 AAWTH ABLEC ADZIZ CHZPO FEDTE M43 |
| ID | FETCH-LOGICAL-a247t-37f202912b41ff51ba2be4a16cea4417f3c2d432de3d5177071e57c4bc929b803 |
| IEDL.DBID | RIE |
| ISBN | 9781450315739 1450315739 |
| ISICitedReferencesCount | 3 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000317001300098&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| ISSN | 1092-3152 |
| IngestDate | Wed Aug 27 03:33:10 EDT 2025 Wed Jan 31 06:45:48 EST 2024 Wed Jan 31 06:46:43 EST 2024 |
| IsPeerReviewed | false |
| IsScholarly | true |
| Keywords | technology mapping TLL boolean decomposition sequential circuits dynamic power threshold logic leakage power |
| Language | English |
| License | Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from Permissions@acm.org |
| LinkModel | DirectLink |
| MeetingName | ICCAD '12: The International Conference on Computer-Aided Design |
| MergedId | FETCHMERGED-LOGICAL-a247t-37f202912b41ff51ba2be4a16cea4417f3c2d432de3d5177071e57c4bc929b803 |
| PageCount | 8 |
| ParticipantIDs | acm_books_10_1145_2429384_2429514 ieee_primary_6386734 acm_books_10_1145_2429384_2429514_brief |
| PublicationCentury | 2000 |
| PublicationDate | 20121105 2012-Nov. |
| PublicationDateYYYYMMDD | 2012-11-05 2012-11-01 |
| PublicationDate_xml | – month: 11 year: 2012 text: 20121105 day: 05 |
| PublicationDecade | 2010 |
| PublicationPlace | New York, NY, USA |
| PublicationPlace_xml | – name: New York, NY, USA |
| PublicationSeriesTitle | ACM Conferences |
| PublicationTitle | 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) |
| PublicationTitleAbbrev | ICCAD |
| PublicationYear | 2012 |
| Publisher | ACM IEEE |
| Publisher_xml | – name: ACM – name: IEEE |
| SSID | ssj0001138572 ssj0020286 |
| Score | 1.8506123 |
| Snippet | This paper describes the design of a standard cell library of differential mode threshold gates, referred to as a Threshold Logic Latch or TLL, and new... |
| SourceID | ieee acm |
| SourceType | Publisher |
| StartPage | 605 |
| SubjectTerms | Boolean Decomposition Boolean functions Data structures Delay Dynamic Power Hardware -- Integrated circuits -- Logic circuits -- Sequential circuits Leakage Power Libraries Logic gates Microprocessors Sequential Circuits Technology Mapping Threshold Logic TLL |
| Title | Minimizing area and power of sequential CMOS circuits using threshold decomposition |
| URI | https://ieeexplore.ieee.org/document/6386734 |
| WOSCitedRecordID | wos000317001300098&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LS8QwEB52Fw968Y3riwiCF6ub16Y9i-JFXVDBW2mTiRS0u-x2PfjrnbRlV0EQL00beihf0sxMMt98AKdkAbTEWEfco4-U1YMoMxS1SjXExHup6FqLTZj7-_jlJRl14HzBhUHEOvkML8JtfZbvxnYetsouaa4MjVRd6BozbLhay_0ULmNtFqWjKKavVR75IAlF-bRoy_pwpS_JKiUyVheh1YG-083s-w91ldq43Kz_77M2YGfJ0mOjhf3ZhA6WW7D2rcDgNjzeFWXxXnzSA8vIPWRZ6dgkCKOxsWdNGjX94m_s6u7hkdliaudFNWMhGf6VVTTMs3A6xRyGzPM2vWsHnm-un65uo1ZGIcqEMhUtIZ7QSLjIFfde8zwTOaqMDy1mQYDMSyucksKhdJobQ04HamNVbsl1yuOB3IVeOS5xD1iMLhY-cF2FVXbgE4uKO2qFRWcT04cTgjIN8cEsbSjPOm3hTlu4-3D25ztpPi3Q92E7gJ1OmrobaYvz_u_dB7BKzoxoeIKH0KumczyCFftRFbPpcT1ZvgChCbho |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LS-RAEC58LKxedFfF8bUtCF42mn5NJ2dRFJ1R0AVvIemuloBmZCbjwV9vdRJGhQXxkk6aHMLXna6q7vrqAzggC6AlJjriHn2krI6j3FDUKlUfU--lomsjNmGGw-T-Pr2Zg78zLgwiNslneBRum7N8N7LTsFV2THOlb6Sah0WtlIhbttb7jgqXiTaz4lEU1Tc6jzxOQ1k-LbrCPlzpY7JLqUzUUWh1IPDM5_bpk75KY17OVr73Yauw_s7TYzczC_QL5rD6DcsfSgyuwe2grMqn8pUeWE4OIssrx56DNBobedYmUtNP_shOBte3zJZjOy3rCQvp8A-spoGehPMp5jDknncJXuvw7-z07uQ86oQUolwoU9Mi4gmNlItCce81L3JRoMp532IeJMi8tMIpKRxKp7kx5HagNlYVlpynIonlBixUowo3gSXoEuED21VYZWOfWlTcUSssOpuaHuwTlFmIECZZS3rWWQd31sHdg8Mv38mKcYm-B2sB7Oy5rbyRdThv_b_7D_w8vxtcZVcXw8ttWCLXRrSswR1YqMdT3IUf9qUuJ-O9ZuK8AWsiu68 |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Proceedings+of+the+International+Conference+on+Computer-Aided+Design&rft.atitle=Minimizing+area+and+power+of+sequential+CMOS+circuits+using+threshold+decomposition&rft.au=Kulkarni%2C+Niranjan&rft.au=Nukala%2C+Nishant&rft.au=Vrudhula%2C+Sarma&rft.series=ACM+Conferences&rft.date=2012-11-05&rft.pub=ACM&rft.isbn=9781450315739&rft.spage=605&rft.epage=612&rft_id=info:doi/10.1145%2F2429384.2429514 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1092-3152&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1092-3152&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1092-3152&client=summon |