Verification of hardware implementations through correctness of their recursive definitions in PVS

An approach is introduced to formally verify the logical correctness of reconfigurable hardware implementations of algebraic operators. Since Hardware Description Languages describe circuits/systems in an imperative style and formalization tools use recursive specification languages, the kernel of o...

Ausführliche Beschreibung

Bibliographische Detailangaben

Veröffentlicht in:	2014 27th Symposium on Integrated Circuits and Systems Design (SBCCI) S. 1 - 8
Hauptverfasser:	Alves Almeida, Ariane, Arias-Garcia, Janier, Llanos, Carlos H., Ayala-Rincon, Mauricio
Format:	Tagungsbericht
Sprache:	Englisch
Veröffentlicht:	IEEE 01.09.2014
Schlagworte:	Algorithm design and analysis Clocks Field programmable gate arrays Finite element analysis Formal Verification Hardware Hardware Verification Libraries Random access memory Recursive Definitions
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!