Verification of hardware implementations through correctness of their recursive definitions in PVS

An approach is introduced to formally verify the logical correctness of reconfigurable hardware implementations of algebraic operators. Since Hardware Description Languages describe circuits/systems in an imperative style and formalization tools use recursive specification languages, the kernel of o...

Full description

Bibliographic Details

Published in:	2014 27th Symposium on Integrated Circuits and Systems Design (SBCCI) pp. 1 - 8
Main Authors:	Alves Almeida, Ariane, Arias-Garcia, Janier, Llanos, Carlos H., Ayala-Rincon, Mauricio
Format:	Conference Proceeding
Language:	English
Published:	IEEE 01.09.2014
Subjects:	Algorithm design and analysis Clocks Field programmable gate arrays Finite element analysis Formal Verification Hardware Hardware Verification Libraries Random access memory Recursive Definitions
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!