A cycle-approximate, mixed-ISA simulator for the KAHRISMA architecture

Processor architectures that are capable to reconfigure their instruction set and instruction format dynamically at run time offer a new flexibility exploiting instruction level parallelism vs. thread level parallelism. Based on the characteristics of an application or thread the instruction set arc...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:Proceedings of the Conference on Design, Automation and Test in Europe s. 21 - 26
Hlavní autoři: Stripf, Timo, Koenig, Ralf, Becker, Juergen
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: San Jose, CA, USA EDA Consortium 12.03.2012
Edice:ACM Conferences
Témata:
Computer systems organization > Architectures > Parallel architectures > Very long instruction word
Computer systems organization > Architectures > Serial architectures > Complex instruction set computing
Computer systems organization > Architectures > Serial architectures > Reduced instruction set computing
Hardware > Very large scale integration design > Application-specific VLSI designs > Application specific instruction set processors
ISBN:3981080181, 9783981080186
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:Processor architectures that are capable to reconfigure their instruction set and instruction format dynamically at run time offer a new flexibility exploiting instruction level parallelism vs. thread level parallelism. Based on the characteristics of an application or thread the instruction set architecture (ISA) can be adapted to increase performance or reduce resource/power consumption. To benefit from this run-time flexibility automatic selection of an appropriate ISA for each function of a given application is envisioned. This demands a cycle-accurate simulator that is capable of measuring the performance characteristics of an ISA dependent on the target application. However, simulation speed of a cycle-accurate simulator of our reconfigurable VLIW-like processor instances featuring dynamic operation execution would become relatively slow due to the superscalar-like microarchitecture. Within this paper we address this problem by presenting our cycle-approximate simulator approach containing a heuristic dynamic operation execution and memory model that provides a good trade-off between performance and accuracy. Additionally, the simulator features measurement of instruction level parallelism (ILP) that could be theoretically exploited by VLIW processor instances running on our architecture. The theoretical ILP could be used as an indicator for the ISA selection process without the need to simulate any combination of the different ISAs and applications.
ISBN:3981080181
9783981080186
DOI:10.5555/2492708.2492716