Verification of digital circuits based on formal semantics of a hardware description language
Reasoning about properties of hardware behaviour needs a formal method. The more this process can be mechanized the more practicable is it. In this paper, basic concepts of a special verification system for the formal verification of digital circuits are presented. Higher-order Logic serves as the f...
Saved in:
| Published in: | Euro-DAC '92, European Design Automation Conference : Euro-VHDL '92, Congress Centrum Hamburg, Hamburg, Germany, September 7-10, 1992 pp. 98 - 103 |
|---|---|
| Main Author: | |
| Format: | Conference Proceeding Journal Article |
| Language: | English |
| Published: |
Los Alamitos, CA, USA
IEEE Computer Society Press
1992
|
| Series: | ACM Conferences |
| Subjects: | |
| ISBN: | 0818627808, 9780818627804 |
| Online Access: | Get full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | Reasoning about properties of hardware behaviour needs a formal method. The more this process can be mechanized the more practicable is it. In this paper, basic concepts of a special verification system for the formal verification of digital circuits are presented. Higher-order Logic serves as the formalism to define the underlying theory. |
|---|---|
| Bibliography: | ObjectType-Article-2 SourceType-Scholarly Journals-1 ObjectType-Feature-1 content type line 23 SourceType-Conference Papers & Proceedings-1 ObjectType-Conference Paper-1 content type line 25 |
| ISBN: | 0818627808 9780818627804 |
| DOI: | 10.5555/159754.161737 |

