Verification of digital circuits based on formal semantics of a hardware description language

Reasoning about properties of hardware behaviour needs a formal method. The more this process can be mechanized the more practicable is it. In this paper, basic concepts of a special verification system for the formal verification of digital circuits are presented. Higher-order Logic serves as the f...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	Euro-DAC '92, European Design Automation Conference : Euro-VHDL '92, Congress Centrum Hamburg, Hamburg, Germany, September 7-10, 1992 S. 98 - 103
1. Verfasser:	Mutz, Matthias
Format:	Tagungsbericht Journal Article
Sprache:	Englisch
Veröffentlicht:	Los Alamitos, CA, USA IEEE Computer Society Press 1992
Schriftenreihe:	ACM Conferences
Schlagworte:	Computing methodologies > Symbolic and algebraic manipulation > Symbolic and algebraic algorithms > Theorem proving algorithms Hardware > Electronic design automation > Hardware description languages and compilation Hardware > Hardware validation > Functional verification Theory of computation > Models of computation > Computability
ISBN:	0818627808, 9780818627804
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!