On mask layout partitioning for electron projection lithography

Electron projection lithography (EPL) is a leading candidate for next generation lithography (NGL) in VLSI production. The membrane mask used in EPL is divided into sub-fields by struts for structural support. A layout must be partitioned into these sub-fields on mask and then stitched back together...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design s. 514 - 518
Hlavní autoři: Tian, Ruiqi, Yu, Ronggang, Tang, Xiaoping, Wong, D. F.
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: New York, NY, USA ACM 10.11.2002
IEEE
Edice:ACM Conferences
Témata:
Applied sciences
Computing methodologies > Artificial intelligence > Search methodologies
Computing methodologies > Artificial intelligence > Search methodologies > Discrete space search
Computing methodologies > Artificial intelligence > Search methodologies > Game tree search
Design. Technologies. Operation analysis. Testing
Electronics
Exact sciences and technology
Hardware > Integrated circuits > Semiconductor memory
Hardware > Very large scale integration design
Integrated circuits
Mathematics of computing > Discrete mathematics > Graph theory > Paths and connectivity problems
Microelectronic fabrication (materials and surfaces technology)
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Computation time
Microelectronic fabrication
Integrated circuit layout
VLSI circuit
Circuit design
Partitioning
Electron beam lithography
Integrated circuit
Shortest path
Layout problem
Computer aided design
Wafer
ISBN:0780376072, 9780780376076
ISSN:1092-3152
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:Electron projection lithography (EPL) is a leading candidate for next generation lithography (NGL) in VLSI production. The membrane mask used in EPL is divided into sub-fields by struts for structural support. A layout must be partitioned into these sub-fields on mask and then stitched back together by the EPL tool on wafer. To minimize possible stitching errors, partitioning of a mask layout should minimize cuts of layout features in the overlapping area between two adjacent sub-fields. This paper presents the first formulation of the mask layout partitioning problem for EPL as a graph problem. The graph formulation is optimally solved with a shortest path approach. Two other techniques are also presented to speed up computation. Experimental runs on data from a real industry design show excellent results.
Bibliografie:SourceType-Conference Papers & Proceedings-1
ObjectType-Conference Paper-1
content type line 25
ISBN:0780376072
9780780376076
ISSN:1092-3152
DOI:10.1145/774572.774648