Power-centric design of high-speed I/Os

With increasing aggregate off-chip bandwidths exceeding terabits/second (Tb/s), the power dissipation is a serious design consideration. Additionally, design of I/O links is constrained by a complex set of specifications such as voltage levels, voltage noise, signal deterministic jitter, random jitt...

Full description

Saved in:

Bibliographic Details
Published in:	2006 43rd ACM/IEEE Design Automation Conference pp. 867 - 872
Main Authors:	Hatamkhani, Hamid, Lambrecht, Frank, Stojanovic, Vladimir, Yang, Chih-Kong Ken
Format:	Conference Proceeding
Language:	English
Published:	New York, NY, USA ACM 24.07.2006 IEEE
Series:	ACM Conferences
Subjects:	Aggregates Algorithms Bandwidth Bit error rate Channel Model Circuit noise Convex Optimization Design Hardware > Emerging technologies Hardware > Integrated circuits > Interconnect > Input > output circuits Hardware > Very large scale integration design I/O Jitter Noise level Power dissipation Power Minimization Serial Link Signal design Standardization Transmitters Voltage power minimization I/O convex optimization serial link channel model
ISBN:	1595933816, 9781595933812
ISSN:	0738-100X
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!