Power-centric design of high-speed I/Os
With increasing aggregate off-chip bandwidths exceeding terabits/second (Tb/s), the power dissipation is a serious design consideration. Additionally, design of I/O links is constrained by a complex set of specifications such as voltage levels, voltage noise, signal deterministic jitter, random jitt...
Gespeichert in:
| Veröffentlicht in: | 2006 43rd ACM/IEEE Design Automation Conference S. 867 - 872 |
|---|---|
| Hauptverfasser: | , , , |
| Format: | Tagungsbericht |
| Sprache: | Englisch |
| Veröffentlicht: |
New York, NY, USA
ACM
24.07.2006
IEEE |
| Schriftenreihe: | ACM Conferences |
| Schlagworte: | |
| ISBN: | 1595933816, 9781595933812 |
| ISSN: | 0738-100X |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Abstract | With increasing aggregate off-chip bandwidths exceeding terabits/second (Tb/s), the power dissipation is a serious design consideration. Additionally, design of I/O links is constrained by a complex set of specifications such as voltage levels, voltage noise, signal deterministic jitter, random jitter, slew rate, BER etc. These specifications lead to complex tradeoffs for both circuits and circuit architecture in order to minimize power. This paper presents a design framework that enables the analysis of tradeoffs in the design of an I/O transmitter. The design framework includes BER analysis with a channel model coupled with logic sizing optimization that is constrained by the desired signaling specification. |
|---|---|
| AbstractList | With increasing aggregate off-chip bandwidths exceeding terabits/second (Tb/s), the power dissipation is a serious design consideration. Additionally, design of I/O links is constrained by a complex set of specifications such as voltage levels, voltage noise, signal deterministic jitter, random jitter, slew rate, BER etc. These specifications lead to complex tradeoffs for both circuits and circuit architecture in order to minimize power. This paper presents a design framework that enables the analysis of tradeoffs in the design of an I/O transmitter. The design framework includes BER analysis with a channel model coupled with logic sizing optimization that is constrained by the desired signaling specification. |
| Author | Yang, Chih-Kong Ken Lambrecht, Frank Stojanovic, Vladimir Hatamkhani, Hamid |
| Author_xml | – sequence: 1 givenname: Hamid surname: Hatamkhani fullname: Hatamkhani, Hamid organization: UCLA, Newport Coast, CA – sequence: 2 givenname: Frank surname: Lambrecht fullname: Lambrecht, Frank organization: Rambus Inc., Los Altos, CA – sequence: 3 givenname: Vladimir surname: Stojanovic fullname: Stojanovic, Vladimir organization: MIT, Cambridge, MA – sequence: 4 givenname: Chih-Kong Ken surname: Yang fullname: Yang, Chih-Kong Ken organization: UCLA, Los Angeles, CA |
| BookMark | eNqNkMtOAkEQRTsREwFZu3AzK3UzUEXP9GNpjA8SElxo4q7Tj2oYhRmchhj_3iHwAW6qUqmTm5szYL26qYmxK4QxYlFOuiE06MMhkcMZG2CpS825QtFjfZBc5QjwccFGKX0CACJX06Lss9vX5ofa3FO9ayufBUrVss6amK2q5SpPW6KQzSaLdMnOo10nGp32kL0_Pb49vOTzxfPs4X6eW9R8l3sprdcyaFcWEJ2NQkiUhbdEMoTIp4ELiyG6gkrpdLBqCkFHiN6DdAr4kN0cc7dt872ntDObKnlar21NzT4ZjoUWWssOvD6CFRGZbVttbPtrUCiluyZDdnf8Wr8xrmm-kkEwB1fm5MqcXHXo-J-ocW1Fkf8BcZFn4g |
| ContentType | Conference Proceeding |
| Copyright | 2006 ACM |
| Copyright_xml | – notice: 2006 ACM |
| DBID | 6IE 6IH CBEJK RIE RIO 7SC 8FD JQ2 L7M L~C L~D |
| DOI | 10.1145/1146909.1147130 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan (POP) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE/IET Electronic Library IEEE Proceedings Order Plans (POP) 1998-present Computer and Information Systems Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional |
| DatabaseTitle | Computer and Information Systems Abstracts Technology Research Database Computer and Information Systems Abstracts – Academic Advanced Technologies Database with Aerospace ProQuest Computer Science Collection Computer and Information Systems Abstracts Professional |
| DatabaseTitleList | Computer and Information Systems Abstracts |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE/IET Electronic Library url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EndPage | 872 |
| ExternalDocumentID | 1688919 |
| Genre | orig-research Conference Paper |
| GroupedDBID | 6IE 6IF 6IG 6IH 6IK 6IL 6IM 6IN AAJGR AARBI ACM ADPZR ALMA_UNASSIGNED_HOLDINGS APO BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK GUFHI IERZE OCL RIE RIL RIO 123 29O AAWTH ACGFS ADZIZ CHZPO IEGSK IJVOP IPLJI M43 RNS 7SC 8FD JQ2 L7M LHSKQ L~C L~D |
| ID | FETCH-LOGICAL-a193t-c77ac97d9b540fbaf667174caee7ddf32d36a1dfb4e57b9da820d9f0fcc07b803 |
| IEDL.DBID | RIE |
| ISBN | 1595933816 9781595933812 |
| ISSN | 0738-100X |
| IngestDate | Fri Jul 11 05:06:33 EDT 2025 Wed Aug 27 02:18:06 EDT 2025 Wed Jan 31 06:47:13 EST 2024 Wed Jan 31 06:49:55 EST 2024 |
| IsPeerReviewed | false |
| IsScholarly | true |
| Keywords | power minimization I/O convex optimization serial link channel model |
| Language | English |
| License | Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from Permissions@acm.org |
| LinkModel | DirectLink |
| MeetingName | DAC06: The 43rd Annual Design Automation Conference 2006 |
| MergedId | FETCHMERGED-LOGICAL-a193t-c77ac97d9b540fbaf667174caee7ddf32d36a1dfb4e57b9da820d9f0fcc07b803 |
| Notes | SourceType-Conference Papers & Proceedings-1 ObjectType-Conference Paper-1 content type line 25 |
| PQID | 31496997 |
| PQPubID | 23500 |
| PageCount | 6 |
| ParticipantIDs | acm_books_10_1145_1146909_1147130 acm_books_10_1145_1146909_1147130_brief proquest_miscellaneous_31496997 ieee_primary_1688919 |
| PublicationCentury | 2000 |
| PublicationDate | 20060724 20060000 20060701 |
| PublicationDateYYYYMMDD | 2006-07-24 2006-01-01 2006-07-01 |
| PublicationDate_xml | – month: 07 year: 2006 text: 20060724 day: 24 |
| PublicationDecade | 2000 |
| PublicationPlace | New York, NY, USA |
| PublicationPlace_xml | – name: New York, NY, USA |
| PublicationSeriesTitle | ACM Conferences |
| PublicationTitle | 2006 43rd ACM/IEEE Design Automation Conference |
| PublicationTitleAbbrev | DAC |
| PublicationYear | 2006 |
| Publisher | ACM IEEE |
| Publisher_xml | – name: ACM – name: IEEE |
| SSID | ssj0001138245 ssj0004161 |
| Score | 1.7280357 |
| Snippet | With increasing aggregate off-chip bandwidths exceeding terabits/second (Tb/s), the power dissipation is a serious design consideration. Additionally, design... |
| SourceID | proquest ieee acm |
| SourceType | Aggregation Database Publisher |
| StartPage | 867 |
| SubjectTerms | Aggregates Algorithms Bandwidth Bit error rate Channel Model Circuit noise Convex Optimization Design Hardware -- Emerging technologies Hardware -- Integrated circuits -- Interconnect -- Input -- output circuits Hardware -- Very large scale integration design I/O Jitter Noise level Power dissipation Power Minimization Serial Link Signal design Standardization Transmitters Voltage |
| Title | Power-centric design of high-speed I/Os |
| URI | https://ieeexplore.ieee.org/document/1688919 https://www.proquest.com/docview/31496997 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NS8NAEB1q8aAXP1oxfkYQejE2TTa72bNYFKT2oNDbstmdQA-mpWn9_e6kaSMoiLcsyUKYzWbe7Mx7A3CLIZoksjaIQ2SB87fo9lwqA85CmzAhLWJFFH4Ro1E6mchxC-62XBh3ryo-w3u6rHL5dmZWdFTWH_A0laTxuSMEX3O1mvMUEtNjDfQl4F5JcMYkXxpOiNSVkAovZcpqrafNOKo1fwYs6RNLV4aSBi5-I96bNh9165Uf_-vKCQ0P_vf6h9Bt2Hz-eOunjqCFxTHsfxMi7EBvTM3SgqpSc2p8W5V1-LPcJzXjoJy7qf5z_7Xswvvw8e3hKahbKATaIbNlYITQRgorM4fM8kznnLv4jRmNKKzN48jGXA9snjFMRCatdoDAyjzMjQlFlobxCbSLWYGn4HNuCB_FzuE7DIXM4V10q5wkVvPIZpkHN85SimKDUq3pzomqralqa3rQ-_MZlS2mmHvQIQOq-VpzQ9W28-B6swLK7QNKbugCZ6tSxS7U41KKs98nnsNec3hyAe3lYoWXsGs-l9NycVV9Sl8ouLv5 |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LS8NAEB5EBfXiG-szguDF2G2yj-xZLBVr7UGht2WzO4EebEvT-vvdSaMVFMRblmQPmc1mvtmZ7xuAK2ToROJ9nDLkcfC3GPZcpmPJmRdcaY9YEYW7qtfLBgPdX4GbLy5MuFcVn-EtXVa5fD92czoqa7ZklmnS-FwTnCdswdZanqiQnB5fgl-C7pUIZ0oCpmxAtC5BOryUK6vVnj7HSa360-KiSTxdzTQNQgRHzDfr3urmKz_-2JUbam__7wV24GDJ54v6X55qF1ZwtAdb36QI9-G6T-3S4qpWc-giXxV2ROMiIj3juJyEqdFD87k8gNf2_ctdJ66bKMQ2YLNZ7JSyTiuv84DNitwWUoYIjjuLqLwv0sSn0rZ8kXMUKtfeBkjgdcEK55jKM5YewupoPMIjiKR0hJDS4PIDikIeEC-GdRbCW5n4PG_AZbCUoeigNAvCszC1NU1tzQZc__mMyadDLBqwTwY0k4Xqhqlt14CLzxUwYSdQesOOcDwvTRqCPam1Ov594gVsdF6euqb70Hs8gc3lUcoprM6mczyDdfc-G5bT8-qz-gAoz79A |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2006+43rd+ACM%2FIEEE+Design+Automation+Conference&rft.atitle=Power-centric+design+of+high-speed+I%2FOs&rft.au=Hatamkhani%2C+H.&rft.au=Lambrecht%2C+F.&rft.au=Stojanovic%2C+V.&rft.au=Chih-Kong+Ken+Yang&rft.date=2006-01-01&rft.pub=IEEE&rft.isbn=9781595933812&rft.issn=0738-100X&rft.spage=867&rft.epage=872&rft_id=info:doi/10.1145%2F1146909.1147130&rft.externalDocID=1688919 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0738-100X&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0738-100X&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0738-100X&client=summon |

