X-SAT: An Efficient Circuit-Based SAT Solver

In modern digital circuit design, verifying the equivalence of arithmetic circuits is a significant and challenging task. This paper introduces a new circuit solver based on the Conflict-Driven Clause Learning (CDCL) algorithm, which integrates structural elimination techniques to reduce the number...

Full description

Bibliographic Details

Published in:	2025 62nd ACM/IEEE Design Automation Conference (DAC) pp. 1 - 7
Main Authors:	Qian, Yuhang, Chen, Zhihan, Zhang, Xindi, Cai, Shaowei
Format:	Conference Proceeding
Language:	English
Published:	IEEE 22.06.2025
Subjects:	Arithmetic Benchmark testing Boolean satisfiability Circuit synthesis Circuit-based SAT Circuits Design automation Digital circuits EDA Equivalence checking Logic gates Performance gain Robustness
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!