GLiTCH: GLiTCH induced Transitions for Secure Crypto-Hardware

Conventionally, glitch reduction is well-studied in digital design to improve power, efficiency, and security. In contrast, this paper combines the addition and removal of glitches to minimize the power side-channel leakage. Glitch Manipulation is achieved through gate sizing-based arrival time cont...

Full description

Bibliographic Details

Published in:	2025 62nd ACM/IEEE Design Automation Conference (DAC) pp. 1 - 7
Main Authors:	Menon, C. Rohin, Balasubramanian, Jayanth, Akshay Kumar, E, Valiveti, Annapurna, Rebeiro, Chester, Viraraghavan, Janakiraman
Format:	Conference Proceeding
Language:	English
Published:	IEEE 22.06.2025
Subjects:	Ciphers Design automation Entropy gate-resizing geometric programming Glitches Logic gates Programming Security Side-channel attacks Timing
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!