Versatile Cross-platform Compilation Toolchain for Schrödinger-style Quantum Circuit Simulation

While existing quantum hardware resources have limited availability and reliability, there is a growing demand for exploring and verifying quantum algorithms. Efficient classical simulators for high-performance quantum simulation are critical to meeting this demand. However, due to the vastly varied...

Full description

Saved in:
Bibliographic Details
Published in:2025 62nd ACM/IEEE Design Automation Conference (DAC) pp. 1 - 7
Main Authors: Lu, Yuncheng, Liang, Shuang, Fan, Hongxiang, Guo, Ce, Luk, Wayne, Kelly, Paul H. J.
Format: Conference Proceeding
Language:English
Published: IEEE 22.06.2025
Subjects:
Benchmark testing
Generators
Graphics processing units
Hardware
Kernel
Logic gates
Optimization
Quantum circuit
Quantum simulation
Reliability
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract While existing quantum hardware resources have limited availability and reliability, there is a growing demand for exploring and verifying quantum algorithms. Efficient classical simulators for high-performance quantum simulation are critical to meeting this demand. However, due to the vastly varied characteristics of classical hardware, implementing hardware-specific optimizations for different hardware platforms is challenging. To address such needs, we propose CAST (Cross-platform Adaptive Schrödinger-style Simulation Toolchain), a novel compilation toolchain with cross-platform (CPU and Nvidia GPU) optimization and high-performance backend supports. CAST exploits a novel sparsity-aware gate fusion algorithm that automatically selects the best fusion strategy and backend configuration for targeted hardware platforms. CAST also aims to offer versatile and high-performance backend for different hardware platforms. To this end, CAST provides an LLVM IR-based vectorization optimization for various CPU architectures and instruction sets, and a PTX-based code generator for Nvidia GPU support. We benchmark CAST against IBM Qiskit, Google QSimCirq, Nvidia cuQuantum backend, and other high-performance simulators. On various 32-qubit CPU-based benchmarks, CAST achieves up to 8.03x speedup than Qiskit. On various 30-qubit GPU-based benchmarks, CAST achieves up to 39.3x speedup than Nvidia cuQuantum backend.
AbstractList While existing quantum hardware resources have limited availability and reliability, there is a growing demand for exploring and verifying quantum algorithms. Efficient classical simulators for high-performance quantum simulation are critical to meeting this demand. However, due to the vastly varied characteristics of classical hardware, implementing hardware-specific optimizations for different hardware platforms is challenging. To address such needs, we propose CAST (Cross-platform Adaptive Schrödinger-style Simulation Toolchain), a novel compilation toolchain with cross-platform (CPU and Nvidia GPU) optimization and high-performance backend supports. CAST exploits a novel sparsity-aware gate fusion algorithm that automatically selects the best fusion strategy and backend configuration for targeted hardware platforms. CAST also aims to offer versatile and high-performance backend for different hardware platforms. To this end, CAST provides an LLVM IR-based vectorization optimization for various CPU architectures and instruction sets, and a PTX-based code generator for Nvidia GPU support. We benchmark CAST against IBM Qiskit, Google QSimCirq, Nvidia cuQuantum backend, and other high-performance simulators. On various 32-qubit CPU-based benchmarks, CAST achieves up to 8.03x speedup than Qiskit. On various 30-qubit GPU-based benchmarks, CAST achieves up to 39.3x speedup than Nvidia cuQuantum backend.
Author Fan, Hongxiang
Kelly, Paul H. J.
Liang, Shuang
Guo, Ce
Lu, Yuncheng
Luk, Wayne
Author_xml – sequence: 1
  givenname: Yuncheng
  surname: Lu
  fullname: Lu, Yuncheng
  email: yuncheng.lu19@imperial.ac.uk
  organization: Imperial College London,Department of Computing,London,UK
– sequence: 2
  givenname: Shuang
  surname: Liang
  fullname: Liang, Shuang
  email: shuang.liang@imperial.ac.uk
  organization: Imperial College London,Department of Computing,London,UK
– sequence: 3
  givenname: Hongxiang
  surname: Fan
  fullname: Fan, Hongxiang
  email: hongxiang.fan@imperial.ac.uk
  organization: Imperial College London,Department of Computing,London,UK
– sequence: 4
  givenname: Ce
  surname: Guo
  fullname: Guo, Ce
  email: c.guo@imperial.ac.uk
  organization: Imperial College London,Department of Computing,London,UK
– sequence: 5
  givenname: Wayne
  surname: Luk
  fullname: Luk, Wayne
  email: w.luk@imperial.ac.uk
  organization: Imperial College London,Department of Computing,London,UK
– sequence: 6
  givenname: Paul H. J.
  surname: Kelly
  fullname: Kelly, Paul H. J.
  email: p.kelly@imperial.ac.uk
  organization: Imperial College London,Department of Computing,London,UK
BookMark eNo1j0tOwzAYhI0EC2h7A4R8gRQ_k3hZhUeRKqGqhW35cf5QS4kdOc6iF-MCXIxIhdVoZvSNNDfk0gePhNxxtuScmfuHVZXLUpmlYEJPEZdCS3NBFqYwpZRcM8lUeU0-3jEOkFyLtIphGLK-hdSE2NEqdL2bjAue7kNo7RGcp1NFd_YYf75r578wZkM6Tex2BJ_GCXLRji7RnevGMzsnVw20Ay7-dEbenh731TrbvD6_VKtNBrwwKZPWQC0AhbKfUBYaGMNaWdYYW9hcgKobpRGtKS1TJuegcyyE4DZHJRQDOSO3512HiIc-ug7i6fB_XP4C3ONVqA
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/DAC63849.2025.11132539
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9798331503048
EndPage 7
ExternalDocumentID 11132539
Genre orig-research
GroupedDBID 6IE
6IH
CBEJK
RIE
RIO
ID FETCH-LOGICAL-a179t-3c9ad2ae24cba875a00ed4c0f9c7c62a4df45eec98c04961a56e7221c6e4240a3
IEDL.DBID RIE
IngestDate Wed Oct 01 07:05:15 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-a179t-3c9ad2ae24cba875a00ed4c0f9c7c62a4df45eec98c04961a56e7221c6e4240a3
PageCount 7
ParticipantIDs ieee_primary_11132539
PublicationCentury 2000
PublicationDate 2025-June-22
PublicationDateYYYYMMDD 2025-06-22
PublicationDate_xml – month: 06
  year: 2025
  text: 2025-June-22
  day: 22
PublicationDecade 2020
PublicationTitle 2025 62nd ACM/IEEE Design Automation Conference (DAC)
PublicationTitleAbbrev DAC
PublicationYear 2025
Publisher IEEE
Publisher_xml – name: IEEE
Score 2.2952232
Snippet While existing quantum hardware resources have limited availability and reliability, there is a growing demand for exploring and verifying quantum algorithms....
SourceID ieee
SourceType Publisher
StartPage 1
SubjectTerms Benchmark testing
Generators
Graphics processing units
Hardware
Kernel
Logic gates
Optimization
Quantum circuit
Quantum simulation
Reliability
Title Versatile Cross-platform Compilation Toolchain for Schrödinger-style Quantum Circuit Simulation
URI https://ieeexplore.ieee.org/document/11132539
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV27TsMwFLVoxcAEiCLe8sCaNvEjjkdUqBhQVdSCuhU_btVIpanSBIkf4wf4MewkBTEwsFl-yNK1reN7fY8PQtdaGEol0IBy6Sk5sQ6Ug6lAJzbSXMtEVSoKzw9iOEymUzlqyOoVFwYAquQz6Ppi9ZZvM1P6UFmvkkXnVLZQS4i4Jms1rN8olL3bm77bTczTTwjvbjv_kk2pUGOw_8_5DlDnh3-HR9_Icoh2YHWEXnxoy9lxCbjvoS1YL1Xhr5zYn-m0zmnDkyxbmoVz97FrwmOzyD8_bB262xTvbuxj6WxZukFpbsq0wOP0tVHw6qCnwd2kfx80-giBcseoCKiRyhIFhBmtnN-hwhAsM-FcGmFiopidMw5gZGKcHxBHiscgCIlMDMwBuaLHqL3KVnCCsJaKqURZkIozJRJtiCEJT0IBNmaCnqKON89sXX-BMdta5uyP-nO05xfB51QRcoHaRV7CJdo1b0W6ya-qhfsCoVKeCA
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3LSgMxFA1aBV2pWPFtFm6nnWaSmWQp1VKxlkqrdFfzuNKB2inTGcEf8wf8MZOZqeLChbuQB4GbhJN7c08OQpcq0kEgIPACJhwlJ1SetDDlKW5aiinBZaGi8NSL-n0-HotBRVYvuDAAUCSfQcMVi7d8k-jchcqahSw6C8Q62mCUEr-ka1W835YvmtdXbbufqCOgENZYdf8lnFLgRmfnnzPuovoPAw8PvrFlD63BfB89u-CWteQMcNuBm7eYycxdOrE71XGZ1YZHSTLTU-vwY9uEh3qafn6YMni3zN7t2IfcWjO3g-JU53GGh_FrpeFVR4-dm1G761UKCZ60BynzAi2kIRII1Upaz0P6Phiq_RehIx0SSc0LZQBacG09gbAlWQgRIS0dArVQLoMDVJsnczhEWAlJJZcGhGRURlxpogln3I_AhDQKjlDdmWeyKD_BmKwsc_xH_QXa6o7ue5Pebf_uBG27BXEZVoScolqW5nCGNvVbFi_T82IRvwAEAKFP
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2025+62nd+ACM%2FIEEE+Design+Automation+Conference+%28DAC%29&rft.atitle=Versatile+Cross-platform+Compilation+Toolchain+for+Schr%C3%B6dinger-style+Quantum+Circuit+Simulation&rft.au=Lu%2C+Yuncheng&rft.au=Liang%2C+Shuang&rft.au=Fan%2C+Hongxiang&rft.au=Guo%2C+Ce&rft.date=2025-06-22&rft.pub=IEEE&rft.spage=1&rft.epage=7&rft_id=info:doi/10.1109%2FDAC63849.2025.11132539&rft.externalDocID=11132539