Scratchpad memory design alternative for cache on-chip memory in embedded systems

In this paper we address the problem of on-chip memory selection for computationally intensive applications, by proposing scratch pad memory as an alternative to cache. Area and energy for different scratch pad and cache sizes are computed using the CACTI tool while performance was evaluated using t...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:10th International Symposium on Hardware/Software Codesign s. 73 - 78
Hlavní autori: Banakar, Rajeshwari, Steinke, Stefan, Lee, Bo-Sik, Balakrishnan, M., Marwedel, Peter
Médium: Konferenčný príspevok..
Jazyk:English
Vydavateľské údaje: New York, NY, USA ACM 06.05.2002
IEEE
Edícia:ACM Conferences
Predmet:
ISBN:1581135424, 9781581135428
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:In this paper we address the problem of on-chip memory selection for computationally intensive applications, by proposing scratch pad memory as an alternative to cache. Area and energy for different scratch pad and cache sizes are computed using the CACTI tool while performance was evaluated using the trace results of the simulator. The target processor chosen for evaluation was AT91M40400. The results clearly establish scratehpad memory as a low power alternative in most situations with an average energy reducation of 40%. Further the average area-time reduction for the seratchpad memory was 46% of the cache memory.
ISBN:1581135424
9781581135428
DOI:10.1145/774789.774805