Design automation for hybrid CMOS-nonoelectronics crossbars

We developed the first automatic design system targeting a promising hybrid CMOS-Nanoelectronics Architecture called CMOL [5]. The CMOL architecture uses NOR gates to implement combinational logic. In this hybrid CMOS-nanoelectronics architecture, logical functions and the interconnections share the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:2007 IEEE International Symposium on Nanoscale Architectures S. 27 - 32
Hauptverfasser: Kyosun Kim, Ramesh Karri, Orailoglu, Alex
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: Washington, DC, USA IEEE Computer Society 21.10.2007
IEEE
Schriftenreihe:ACM Conferences
Schlagworte:
Applied computing
Applied computing > Enterprise computing
Automatic Layout Design
CMOL FPGA
Design automation
Social and professional topics
Social and professional topics > Professional topics
Social and professional topics > Professional topics > Computing education
Social and professional topics > Professional topics > Computing education > Computing education programs
Social and professional topics > Professional topics > Computing education > Computing education programs > Computer science education
ISBN:9781424417902, 1424417902
ISSN:2327-8218
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:We developed the first automatic design system targeting a promising hybrid CMOS-Nanoelectronics Architecture called CMOL [5]. The CMOL architecture uses NOR gates to implement combinational logic. In this hybrid CMOS-nanoelectronics architecture, logical functions and the interconnections share the nanoelectronics hardware resource. Towards automating the CMOL physical design process, we developed a model for the CMOL architecture, formulated the placement and routing problems for the CMOL architecture subject to the unique CMOL specific constraints, and solved it by combining a placement algorithm with a gate assignment algorithm in a loop. We validated the proposed approach by implementing several industrial strength designs.
ISBN:9781424417902
1424417902
ISSN:2327-8218
DOI:10.1109/NANOARCH.2007.4400854