View in EDS

Bits of Knowledge: Combining Probabilistic and Formal Techniques for Secure and Low-Power Hardware Design

Saved in:
Bibliographic Details
Title: Bits of Knowledge: Combining Probabilistic and Formal Techniques for Secure and Low-Power Hardware Design
Authors: Jansson Valter, Henrik, 1998
Subject Terms: Computer Architecture, Functional programming, Formal verification, Low-power computing, Probabilistic modeling
Description: Power consumption is a major concern in hardware design. Additionally, power usage can be exploited in side-channel attacks, turning power into a security vulnerability. This thesis lays the groundwork for developing side-channel resistant hardware by developing tools that combine power analysis, formal verification, and probabilistic models in order to rigorously establish security guarantees. We begin by presenting a simple power model for CMOS circuits, computable using BDD-based symbolic simulation. This allows the power consumption to be expressed directly as a function of the circuit inputs, shifting the focus to symbolically representing the input distribution. While there are methods for generating symbolic inputs, they have no guarantees with regards to the distribution of generated vectors. On the other hand, there are methods that do have some guarantee on the distribution, but these do not support symbolic simulation. The latter methods are also restricted to generating uniform distributions. This problem is addressed in one of our papers. We introduce methods for defining arbitrary input distributions in a way that supports symbolic simulation, using BDDs as the core computational tool. Beyond power analysis, these introduced methods are widely applicable in both software and hardware verification. We also discuss the implementation and evaluation of a low-power custom processor for high-level languages, detailing decisions for minimizing energy consumption for both core and memory. This is compared to a low-power RISC-V core running a high-level language in software, showing favorable results for the custom design.
File Description: electronic
Access URL: https://research.chalmers.se/publication/546445
https://research.chalmers.se/publication/546445/file/546445_Fulltext.pdf
Database: SwePub
FullText Text:
  Availability: 0
CustomLinks:
  – Url: https://research.chalmers.se/publication/546445#
    Name: EDS - SwePub (s4221598)
    Category: fullText
    Text: View record in SwePub
  – Url: https://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=EBSCO&SrcAuth=EBSCO&DestApp=WOS&ServiceName=TransferToWoS&DestLinkType=GeneralSearchSummary&Func=Links&author=Valter%20J
    Name: ISI
    Category: fullText
    Text: Nájsť tento článok vo Web of Science
    Icon: https://imagesrvr.epnet.com/ls/20docs.gif
    MouseOverText: Nájsť tento článok vo Web of Science
Header DbId: edsswe
DbLabel: SwePub
An: edsswe.oai.research.chalmers.se.4a7c637c.ce3a.4d8e.a269.6e17ddeda6af
RelevancyScore: 987
AccessLevel: 6
PubType: Dissertation/ Thesis
PubTypeId: dissertation
PreciseRelevancyScore: 986.736389160156
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Bits of Knowledge: Combining Probabilistic and Formal Techniques for Secure and Low-Power Hardware Design
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Jansson+Valter%2C+Henrik%22">Jansson Valter, Henrik</searchLink>, 1998
– Name: Subject
  Label: Subject Terms
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Computer+Architecture%22">Computer Architecture</searchLink><br /><searchLink fieldCode="DE" term="%22Functional+programming%22">Functional programming</searchLink><br /><searchLink fieldCode="DE" term="%22Formal+verification%22">Formal verification</searchLink><br /><searchLink fieldCode="DE" term="%22Low-power+computing%22">Low-power computing</searchLink><br /><searchLink fieldCode="DE" term="%22Probabilistic+modeling%22">Probabilistic modeling</searchLink>
– Name: Abstract
  Label: Description
  Group: Ab
  Data: Power consumption is a major concern in hardware design. Additionally, power usage can be exploited in side-channel attacks, turning power into a security vulnerability. This thesis lays the groundwork for developing side-channel resistant hardware by developing tools that combine power analysis, formal verification, and probabilistic models in order to rigorously establish security guarantees. We begin by presenting a simple power model for CMOS circuits, computable using BDD-based symbolic simulation. This allows the power consumption to be expressed directly as a function of the circuit inputs, shifting the focus to symbolically representing the input distribution. While there are methods for generating symbolic inputs, they have no guarantees with regards to the distribution of generated vectors. On the other hand, there are methods that do have some guarantee on the distribution, but these do not support symbolic simulation. The latter methods are also restricted to generating uniform distributions. This problem is addressed in one of our papers. We introduce methods for defining arbitrary input distributions in a way that supports symbolic simulation, using BDDs as the core computational tool. Beyond power analysis, these introduced methods are widely applicable in both software and hardware verification. We also discuss the implementation and evaluation of a low-power custom processor for high-level languages, detailing decisions for minimizing energy consumption for both core and memory. This is compared to a low-power RISC-V core running a high-level language in software, showing favorable results for the custom design.
– Name: Format
  Label: File Description
  Group: SrcInfo
  Data: electronic
– Name: URL
  Label: Access URL
  Group: URL
  Data: <link linkTarget="URL" linkTerm="https://research.chalmers.se/publication/546445" linkWindow="_blank">https://research.chalmers.se/publication/546445</link><br /><link linkTarget="URL" linkTerm="https://research.chalmers.se/publication/546445/file/546445_Fulltext.pdf" linkWindow="_blank">https://research.chalmers.se/publication/546445/file/546445_Fulltext.pdf</link>
PLink https://erproxy.cvtisr.sk/sfx/access?url=https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=edsswe&AN=edsswe.oai.research.chalmers.se.4a7c637c.ce3a.4d8e.a269.6e17ddeda6af
RecordInfo BibRecord:
  BibEntity:
    Languages:
      – Text: English
    Subjects:
      – SubjectFull: Computer Architecture
        Type: general
      – SubjectFull: Functional programming
        Type: general
      – SubjectFull: Formal verification
        Type: general
      – SubjectFull: Low-power computing
        Type: general
      – SubjectFull: Probabilistic modeling
        Type: general
    Titles:
      – TitleFull: Bits of Knowledge: Combining Probabilistic and Formal Techniques for Secure and Low-Power Hardware Design
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Jansson Valter, Henrik
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 01
              Type: published
              Y: 2025
          Identifiers:
            – Type: issn-locals
              Value: SWEPUB_FREE
            – Type: issn-locals
              Value: CTH_SWEPUB
ResultId 1