Zobraziť v EDS

Reordering Algorithm for Minimizing Test Power in VLSI Circuits

Uložené v:
Podrobná bibliografia
Názov: Reordering Algorithm for Minimizing Test Power in VLSI Circuits
Prispievatelia: The Pennsylvania State University CiteSeerX Archives
Zdroj: http://www.engineeringletters.com/issues_v14/issue_1/EL_14_1_15.pdf.
Zbierka: CiteSeerX
Predmety: Index Terms — ATPG, Hamming Distance, Power Consumption, Reordering Algorithm, Switching Activity
Popis: — Power consumption has become a crucial concern in Built In Self Test (BIST) due to the switching activity in the circuit under test(CUT). In this paper we present a novel method which aims at minimizing the total power consumption during testing. This is achieved by minimizing the switching activity in the circuit by reducing the Hamming Distance between successive test vectors. In this method the test vectors are reordered for minimum total hamming distance and the same vector set is used for testing. Experimental results with ISCAS benchmark circuits show that the switching activity can be reduced up to 21 % in comparison with conventional ATPG Algorithms like DEFGEN. The Switching activity is reduced significantly when compared with existing methods.
Druh dokumentu: text
Popis súboru: application/pdf
Jazyk: English
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.148.7604; http://www.engineeringletters.com/issues_v14/issue_1/EL_14_1_15.pdf
Dostupnosť: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.148.7604
http://www.engineeringletters.com/issues_v14/issue_1/EL_14_1_15.pdf
Rights: Metadata may be used without restrictions as long as the oai identifier remains attached to it.
Prístupové číslo: edsbas.E5C5CE14
Databáza: BASE
FullText Text:
  Availability: 0
CustomLinks:
  – Url: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.148.7604#
    Name: EDS - BASE (s4221598)
    Category: fullText
    Text: View record from BASE
  – Url: https://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=EBSCO&SrcAuth=EBSCO&DestApp=WOS&ServiceName=TransferToWoS&DestLinkType=GeneralSearchSummary&Func=Links&author=Archives%20TPSUC
    Name: ISI
    Category: fullText
    Text: Nájsť tento článok vo Web of Science
    Icon: https://imagesrvr.epnet.com/ls/20docs.gif
    MouseOverText: Nájsť tento článok vo Web of Science
Header DbId: edsbas
DbLabel: BASE
An: edsbas.E5C5CE14
RelevancyScore: 750
AccessLevel: 3
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 750
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Reordering Algorithm for Minimizing Test Power in VLSI Circuits
– Name: Author
  Label: Contributors
  Group: Au
  Data: The Pennsylvania State University CiteSeerX Archives
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <i>http://www.engineeringletters.com/issues_v14/issue_1/EL_14_1_15.pdf</i>.
– Name: Subset
  Label: Collection
  Group: HoldingsInfo
  Data: CiteSeerX
– Name: Subject
  Label: Subject Terms
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22Index+Terms+—+ATPG%22">Index Terms — ATPG</searchLink><br /><searchLink fieldCode="DE" term="%22Hamming+Distance%22">Hamming Distance</searchLink><br /><searchLink fieldCode="DE" term="%22Power+Consumption%22">Power Consumption</searchLink><br /><searchLink fieldCode="DE" term="%22Reordering+Algorithm%22">Reordering Algorithm</searchLink><br /><searchLink fieldCode="DE" term="%22Switching+Activity%22">Switching Activity</searchLink>
– Name: Abstract
  Label: Description
  Group: Ab
  Data: — Power consumption has become a crucial concern in Built In Self Test (BIST) due to the switching activity in the circuit under test(CUT). In this paper we present a novel method which aims at minimizing the total power consumption during testing. This is achieved by minimizing the switching activity in the circuit by reducing the Hamming Distance between successive test vectors. In this method the test vectors are reordered for minimum total hamming distance and the same vector set is used for testing. Experimental results with ISCAS benchmark circuits show that the switching activity can be reduced up to 21 % in comparison with conventional ATPG Algorithms like DEFGEN. The Switching activity is reduced significantly when compared with existing methods.
– Name: TypeDocument
  Label: Document Type
  Group: TypDoc
  Data: text
– Name: Format
  Label: File Description
  Group: SrcInfo
  Data: application/pdf
– Name: Language
  Label: Language
  Group: Lang
  Data: English
– Name: NoteTitleSource
  Label: Relation
  Group: SrcInfo
  Data: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.148.7604; http://www.engineeringletters.com/issues_v14/issue_1/EL_14_1_15.pdf
– Name: URL
  Label: Availability
  Group: URL
  Data: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.148.7604<br />http://www.engineeringletters.com/issues_v14/issue_1/EL_14_1_15.pdf
– Name: Copyright
  Label: Rights
  Group: Cpyrght
  Data: Metadata may be used without restrictions as long as the oai identifier remains attached to it.
– Name: AN
  Label: Accession Number
  Group: ID
  Data: edsbas.E5C5CE14
PLink https://erproxy.cvtisr.sk/sfx/access?url=https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=edsbas&AN=edsbas.E5C5CE14
RecordInfo BibRecord:
  BibEntity:
    Languages:
      – Text: English
    Subjects:
      – SubjectFull: Index Terms — ATPG
        Type: general
      – SubjectFull: Hamming Distance
        Type: general
      – SubjectFull: Power Consumption
        Type: general
      – SubjectFull: Reordering Algorithm
        Type: general
      – SubjectFull: Switching Activity
        Type: general
    Titles:
      – TitleFull: Reordering Algorithm for Minimizing Test Power in VLSI Circuits
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: The Pennsylvania State University CiteSeerX Archives
    IsPartOfRelationships:
      – BibEntity:
          Identifiers:
            – Type: issn-locals
              Value: edsbas
            – Type: issn-locals
              Value: edsbas.oa
          Titles:
            – TitleFull: http://www.engineeringletters.com/issues_v14/issue_1/EL_14_1_15.pdf
              Type: main
ResultId 1