SuperComputers for Space Applications
Saved in:
| Title: | SuperComputers for Space Applications |
|---|---|
| Authors: | Estaves, G., Leconte, P., Vissio, G., Leyre, X. |
| Contributors: | ALCATEL SPACE INDUSTRIES TOULOUSE (FRANCE) |
| Source: | DTIC |
| Publication Year: | 2005 |
| Collection: | Defense Technical Information Center: DTIC Technical Reports database |
| Subject Terms: | Electrical and Electronic Equipment, Computer Programming and Software, Computer Systems, Unmanned Spacecraft, SPACE SYSTEMS, MICROPROCESSORS, SUPERCOMPUTERS, OFF THE SHELF EQUIPMENT, ONBOARD, RADIATION HARDENING, FAULT TOLERANT COMPUTING, SOFTWARE ENGINEERING, HIGH POWER, RELIABILITY, PRINTED CIRCUIT BOARDS, HIGH RELIABILITY, FRANCE, MULTIPROCESSORS, MICROELECTRONICS, PARALLEL PROCESSORS, DATA PROCESSING, SPACE TECHNOLOGY, SYMPOSIA, SKYBRIDGE NETWORK, POWERPC PROCESSOR, POWERPC BOARD, SOFTWARE ARCHITECTURE, DMT(DUPLEX MULTIPLEXED IN TIME), TMR(TRIPLE MODULAR REDUNDANCY), FPGA(FIELD PROGRAMMABLE GATE ARRAYS) |
| Description: | Upcoming new science and Earth observation projects, like GAIA, make the need for high-power computing systems more and more evident in the space community. Commercial technologies, like PowerPC processors, have very promising properties apart from their computing performance. Tests performed by various space agencies (ESA & CNES) to verify the SEU tolerance of new microelectronic technologies show that a possible convergence between space and ground technologies will be necessary for supercomputers to be used in space. Fault-tolerant supercomputers could be used to complement the European radiation-hardened LEON processor line. These systems would allow for high-power processing to occur onboard the spacecraft as a first step. Then, once the validity of the technology has been demonstrated, it is likely to generate a revolution in space systems. This paper presents the ALCATEL SPACE (ASP) vision of commercial off-the-shelf (COTS) computers in space systems. The paper discusses the experience ASP has acquired with COTS processors that incorporate fault tolerant techniques beginning with the Skybridge Project, and how that experience has been reworked for the GAIA project. The paper also provides an overview of next-generation space systems and how they will be affected by COTS products. ; See also ADM001791. Presented at the Potentially Disruptive Technologies and their Impact in Space Programs Symposium (1st) held in Marseille, France, on 4-6 Jul 2005. Pub. in the Proceedings of the Potentially Disruptive Technologies and their Impact in Space Programs Symposium, Jul 2005. Prepared in cooperation with Alcatel Space, Cannes la Bocca, France. The original document contains color images. |
| Document Type: | text |
| File Description: | text/html |
| Language: | English |
| Relation: | http://www.dtic.mil/docs/citations/ADA445458 |
| Availability: | http://www.dtic.mil/docs/citations/ADA445458 http://oai.dtic.mil/oai/oai?&verb=getRecord&metadataPrefix=html&identifier=ADA445458 |
| Rights: | Approved for public release; distribution is unlimited. |
| Accession Number: | edsbas.C5C7731C |
| Database: | BASE |
| Abstract: | Upcoming new science and Earth observation projects, like GAIA, make the need for high-power computing systems more and more evident in the space community. Commercial technologies, like PowerPC processors, have very promising properties apart from their computing performance. Tests performed by various space agencies (ESA & CNES) to verify the SEU tolerance of new microelectronic technologies show that a possible convergence between space and ground technologies will be necessary for supercomputers to be used in space. Fault-tolerant supercomputers could be used to complement the European radiation-hardened LEON processor line. These systems would allow for high-power processing to occur onboard the spacecraft as a first step. Then, once the validity of the technology has been demonstrated, it is likely to generate a revolution in space systems. This paper presents the ALCATEL SPACE (ASP) vision of commercial off-the-shelf (COTS) computers in space systems. The paper discusses the experience ASP has acquired with COTS processors that incorporate fault tolerant techniques beginning with the Skybridge Project, and how that experience has been reworked for the GAIA project. The paper also provides an overview of next-generation space systems and how they will be affected by COTS products. ; See also ADM001791. Presented at the Potentially Disruptive Technologies and their Impact in Space Programs Symposium (1st) held in Marseille, France, on 4-6 Jul 2005. Pub. in the Proceedings of the Potentially Disruptive Technologies and their Impact in Space Programs Symposium, Jul 2005. Prepared in cooperation with Alcatel Space, Cannes la Bocca, France. The original document contains color images. |
|---|
Nájsť tento článok vo Web of Science