Zobrazit v EDS

FPGA Implementation of a Recently Published Signature Scheme

Uloženo v:
Podrobná bibliografie
Název: FPGA Implementation of a Recently Published Signature Scheme
Autoři: Laboratoire de l'informatique du parallélisme, Beuchat, Jean-Luc, Sendrier, Nicolas, Tisserand, Arnaud, Villard, Gilles
Zdroj: http://www.ens-lyon.fr/LIP/Pub/Rapports/RR/RR2004/RR2004-14.ps.gz.
Rok vydání: 2004
Sbírka: LARA - Libre accès aux rapports scientifiques et techniques (INIST - Institut de l'Information Scientifique et Technique / CNRS)
Témata: Cryptography, Digital signature, Code-based cryptosystems, FPGA implementation
Popis: (eng) An algorithm producing cryptographic digital signatures less than 100 bits long with a security level matching nowadays standards has been recently proposed by Courtois, Finiasz, and Sendrier. This scheme is based on error correcting codes and consists in generating a large number of instances of a decoding problem until one of them is solved (about 9!=362880 attempts are needed). A careful software implementation requires more than one minute on a 2GHz Pentium 4 for signing. We propose a first hardware architecture which allows to sign a document in 0.86 second on an XCV300E-7 FPGA, hence making the algorithm practical.
Druh dokumentu: report
Popis souboru: 2+8p; 314955 bytes; 23 bytes; application/pdf; application/octet-stream
Jazyk: English
Relation: LIP-RR - 2004-14; http://hdl.handle.net/2332/1006
Dostupnost: http://hdl.handle.net/2332/1006
Rights: http://lara.inist.fr/utilisation.jsp
Přístupové číslo: edsbas.64AF7DCF
Databáze: BASE
Popis
Abstrakt:(eng) An algorithm producing cryptographic digital signatures less than 100 bits long with a security level matching nowadays standards has been recently proposed by Courtois, Finiasz, and Sendrier. This scheme is based on error correcting codes and consists in generating a large number of instances of a decoding problem until one of them is solved (about 9!=362880 attempts are needed). A careful software implementation requires more than one minute on a 2GHz Pentium 4 for signing. We propose a first hardware architecture which allows to sign a document in 0.86 second on an XCV300E-7 FPGA, hence making the algorithm practical.