Zobrazit v EDS

A RISC-V SystemC-TLM simulator

Uloženo v:
Podrobná bibliografie
Název: A RISC-V SystemC-TLM simulator
Autoři: Màrius
Informace o vydavateli: Zenodo
Rok vydání: 2020
Sbírka: Zenodo
Témata: risc-v, SystemC, TLM-2.0, Simulation Infrastructure, ISS
Popis: This work presents a SystemC-TLM based simulator for a RISC-V microcontroller. This simulator is focused on simplicity and easy expandable of a RISC-V. It is built around a full RISC-V instruction set simulator that supports full RISC-V ISA and extensions M, A, C, Zicsr and Zifencei. The ISS is encapsulated in a TLM-2 wrapper that enables it to communicate with any other TLM-2 compatible module. The simulator also includes a very basic set of peripherals to enable a complete SoC simulator. The running code can be compiled with standard tools and using standard C libraries without modifications.
Druh dokumentu: conference object
Jazyk: English
Relation: https://zenodo.org/records/7181526; oai:zenodo.org:7181526; https://doi.org/10.5281/zenodo.7181526
DOI: 10.5281/zenodo.7181526
Dostupnost: https://doi.org/10.5281/zenodo.7181526
https://zenodo.org/records/7181526
Rights: Creative Commons Attribution 4.0 International ; cc-by-4.0 ; https://creativecommons.org/licenses/by/4.0/legalcode
Přístupové číslo: edsbas.2B1DC4C6
Databáze: BASE
FullText Text:
  Availability: 0
CustomLinks:
  – Url: https://doi.org/10.5281/zenodo.7181526#
    Name: EDS - BASE (s4221598)
    Category: fullText
    Text: View record from BASE
  – Url: https://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=EBSCO&SrcAuth=EBSCO&DestApp=WOS&ServiceName=TransferToWoS&DestLinkType=GeneralSearchSummary&Func=Links&author=M%C3%A0rius
    Name: ISI
    Category: fullText
    Text: Nájsť tento článok vo Web of Science
    Icon: https://imagesrvr.epnet.com/ls/20docs.gif
    MouseOverText: Nájsť tento článok vo Web of Science
Header DbId: edsbas
DbLabel: BASE
An: edsbas.2B1DC4C6
RelevancyScore: 909
AccessLevel: 3
PubType: Conference
PubTypeId: conference
PreciseRelevancyScore: 908.994323730469
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: A RISC-V SystemC-TLM simulator
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Màrius%22">Màrius</searchLink>
– Name: Publisher
  Label: Publisher Information
  Group: PubInfo
  Data: Zenodo
– Name: DatePubCY
  Label: Publication Year
  Group: Date
  Data: 2020
– Name: Subset
  Label: Collection
  Group: HoldingsInfo
  Data: Zenodo
– Name: Subject
  Label: Subject Terms
  Group: Su
  Data: <searchLink fieldCode="DE" term="%22risc-v%22">risc-v</searchLink><br /><searchLink fieldCode="DE" term="%22SystemC%22">SystemC</searchLink><br /><searchLink fieldCode="DE" term="%22TLM-2%2E0%22">TLM-2.0</searchLink><br /><searchLink fieldCode="DE" term="%22Simulation+Infrastructure%22">Simulation Infrastructure</searchLink><br /><searchLink fieldCode="DE" term="%22ISS%22">ISS</searchLink>
– Name: Abstract
  Label: Description
  Group: Ab
  Data: This work presents a SystemC-TLM based simulator for a RISC-V microcontroller. This simulator is focused on simplicity and easy expandable of a RISC-V. It is built around a full RISC-V instruction set simulator that supports full RISC-V ISA and extensions M, A, C, Zicsr and Zifencei. The ISS is encapsulated in a TLM-2 wrapper that enables it to communicate with any other TLM-2 compatible module. The simulator also includes a very basic set of peripherals to enable a complete SoC simulator. The running code can be compiled with standard tools and using standard C libraries without modifications.
– Name: TypeDocument
  Label: Document Type
  Group: TypDoc
  Data: conference object
– Name: Language
  Label: Language
  Group: Lang
  Data: English
– Name: NoteTitleSource
  Label: Relation
  Group: SrcInfo
  Data: https://zenodo.org/records/7181526; oai:zenodo.org:7181526; https://doi.org/10.5281/zenodo.7181526
– Name: DOI
  Label: DOI
  Group: ID
  Data: 10.5281/zenodo.7181526
– Name: URL
  Label: Availability
  Group: URL
  Data: https://doi.org/10.5281/zenodo.7181526<br />https://zenodo.org/records/7181526
– Name: Copyright
  Label: Rights
  Group: Cpyrght
  Data: Creative Commons Attribution 4.0 International ; cc-by-4.0 ; https://creativecommons.org/licenses/by/4.0/legalcode
– Name: AN
  Label: Accession Number
  Group: ID
  Data: edsbas.2B1DC4C6
PLink https://erproxy.cvtisr.sk/sfx/access?url=https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=edsbas&AN=edsbas.2B1DC4C6
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.5281/zenodo.7181526
    Languages:
      – Text: English
    Subjects:
      – SubjectFull: risc-v
        Type: general
      – SubjectFull: SystemC
        Type: general
      – SubjectFull: TLM-2.0
        Type: general
      – SubjectFull: Simulation Infrastructure
        Type: general
      – SubjectFull: ISS
        Type: general
    Titles:
      – TitleFull: A RISC-V SystemC-TLM simulator
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Màrius
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 01
              Type: published
              Y: 2020
          Identifiers:
            – Type: issn-locals
              Value: edsbas
            – Type: issn-locals
              Value: edsbas.oa
ResultId 1