Optimized AES algorithm for Trojan Detection via Area Reduction
Saved in:
| Title: | Optimized AES algorithm for Trojan Detection via Area Reduction |
|---|---|
| Authors: | Shaik Mahammad Maaz |
| Source: | INTERNATIONAL JOURNAL OF SCIENTIFIC RESEARCH IN ENGINEERING AND MANAGEMENT. :1-9 |
| Publisher Information: | Indospace Publications, 2025. |
| Publication Year: | 2025 |
| Description: | —The integration of the Advanced Encryption Stan- dard (AES) into hardware platforms introduces significant se- curity challenges, particularly concerning the potential insertion of hardware Trojans designed to compromise system security without detection. These Trojans, often employing area reduction tactics to minimize their physical footprint, evade conventional detection methods that rely on anomalies in chip area utilization or power consumption. To counteract these stealthy threats, a multifaceted approach is essential. Functional verification ensures correct AES implementation by rigorous testing against reference models, while side-channel analysis detects unintended informa- tion leakage through power, electromagnetic, or timing variations. Layout inspection examines the physical chip for irregularities using advanced imaging techniques, and behavioral analysis monitors runtime execution patterns to identify performance anomalies. Formal verification employs mathematical proofs to validate the design against security properties. Combining these methodologies enhances the detection and mitigation of area- reduction Trojans, bolstering the trustworthiness and resilience of AES-based cryptographic systems. Index Terms—Optimized AES,Trojan Detection,Hardware Trojan,Area Reduction,AES Algorithm Optimization, VLSI De- sign,FPGA Implementation, AES Encryption |
| Document Type: | Article |
| ISSN: | 2582-3930 |
| DOI: | 10.55041/ijsrem46208 |
| Accession Number: | edsair.doi...........7b80a8e262d2a4db3b2d25380f9f6bb5 |
| Database: | OpenAIRE |
Nájsť tento článok vo Web of Science | Abstract: | —The integration of the Advanced Encryption Stan- dard (AES) into hardware platforms introduces significant se- curity challenges, particularly concerning the potential insertion of hardware Trojans designed to compromise system security without detection. These Trojans, often employing area reduction tactics to minimize their physical footprint, evade conventional detection methods that rely on anomalies in chip area utilization or power consumption. To counteract these stealthy threats, a multifaceted approach is essential. Functional verification ensures correct AES implementation by rigorous testing against reference models, while side-channel analysis detects unintended informa- tion leakage through power, electromagnetic, or timing variations. Layout inspection examines the physical chip for irregularities using advanced imaging techniques, and behavioral analysis monitors runtime execution patterns to identify performance anomalies. Formal verification employs mathematical proofs to validate the design against security properties. Combining these methodologies enhances the detection and mitigation of area- reduction Trojans, bolstering the trustworthiness and resilience of AES-based cryptographic systems. Index Terms—Optimized AES,Trojan Detection,Hardware Trojan,Area Reduction,AES Algorithm Optimization, VLSI De- sign,FPGA Implementation, AES Encryption |
|---|---|
| ISSN: | 25823930 |
| DOI: | 10.55041/ijsrem46208 |