In EDS ansehen

Shared-Semaphored Cache Implementation for Parallel Program Execution in Multi-Core Systems.

Gespeichert in:
Bibliographische Detailangaben
Titel: Shared-Semaphored Cache Implementation for Parallel Program Execution in Multi-Core Systems.
Autoren: Milik, Adam, Walichiewicz, Michał
Quelle: International Journal of Electronics & Telecommunications; 2023, Vol. 69 Issue 2, p371-382, 12p
Schlagwörter: MULTICORE processors, SCHEDULING, COMPILERS (Computer programs), MOTHERBOARDS, COMPUTER interfaces
Abstract: The paper brings forward an idea of multi-threaded computation synchronization based on the shared semaphored cache in the multi-core CPUs. It is dedicated to the implementation of multi-core PLC control, embedded solution or parallel computation of models described using hardware description languages. The shared semaphored cache is implemented as guarded memory cells within a dedicated section of the cache memory that is shared by multiple cores. This enables the cores to speed up the data exchange and seamlessly synchronize the computation. The idea has been verified by creating a multi-core system model using Verilog HDL. The simulation of task synchronization methods allows for proving the benefits of shared semaphored memory cells over standard synchronization methods. The proposed idea enhances the computation in the algorithms that consist of relatively short tasks that can be processed in parallel and requires fast synchronization mechanisms to avoid data race conditions. [ABSTRACT FROM AUTHOR]
Copyright of International Journal of Electronics & Telecommunications is the property of Polish Academy of Sciences and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Datenbank: Complementary Index
Beschreibung
Abstract:The paper brings forward an idea of multi-threaded computation synchronization based on the shared semaphored cache in the multi-core CPUs. It is dedicated to the implementation of multi-core PLC control, embedded solution or parallel computation of models described using hardware description languages. The shared semaphored cache is implemented as guarded memory cells within a dedicated section of the cache memory that is shared by multiple cores. This enables the cores to speed up the data exchange and seamlessly synchronize the computation. The idea has been verified by creating a multi-core system model using Verilog HDL. The simulation of task synchronization methods allows for proving the benefits of shared semaphored memory cells over standard synchronization methods. The proposed idea enhances the computation in the algorithms that consist of relatively short tasks that can be processed in parallel and requires fast synchronization mechanisms to avoid data race conditions. [ABSTRACT FROM AUTHOR]
ISSN:20818491
DOI:10.24425/ijet.2023.144373