Zobrazit v EDS

A Java Processor IP Design for Embedded SoC.

Uloženo v:
Podrobná bibliografie
Název: A Java Processor IP Design for Embedded SoC.
Autoři: CHUN-JEN TSAI, HAN-WEN KUO, ZIGANG LIN, ZI-JING GUO, JUN-FU WANG
Zdroj: ACM Transactions on Embedded Computing Systems; Feb2015, Vol. 14 Issue 2, p1-25, 25p
Témata: JAVA programming language, MICROPROCESSORS, EMBEDDED computer systems, SYSTEMS on a chip, INTERNET protocols, COMPUTER storage devices
Abstrakt: In this article, we present a reusable Java processor IP for application processors of embedded systems. For the Java microarchitecture, we propose a low-cost stack memory design that supports a two-fold instruction folding pipeline and a low-complexity Java exception handling hardware. We also propose a mapping between the Java dynamic class loading model and the SoC platform-based design principle so that the Java core can be encapsulated as a reusable IP. To achieve this goal, a two-level method area with two on-chip circular buffers is proposed as an interface between the RISC core and the Java core. The proposed architecture is implemented on a Xilinx Virtex-5 FPGA device. Experimental results show that its performance has some advantages over other Java processors and a Java VM with J IT acceleration on a PowerPC platform. [ABSTRACT FROM AUTHOR]
Copyright of ACM Transactions on Embedded Computing Systems is the property of Association for Computing Machinery and its content may not be copied or emailed to multiple sites without the copyright holder's express written permission. Additionally, content may not be used with any artificial intelligence tools or machine learning technologies. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Databáze: Complementary Index
Popis
Abstrakt:In this article, we present a reusable Java processor IP for application processors of embedded systems. For the Java microarchitecture, we propose a low-cost stack memory design that supports a two-fold instruction folding pipeline and a low-complexity Java exception handling hardware. We also propose a mapping between the Java dynamic class loading model and the SoC platform-based design principle so that the Java core can be encapsulated as a reusable IP. To achieve this goal, a two-level method area with two on-chip circular buffers is proposed as an interface between the RISC core and the Java core. The proposed architecture is implemented on a Xilinx Virtex-5 FPGA device. Experimental results show that its performance has some advantages over other Java processors and a Java VM with J IT acceleration on a PowerPC platform. [ABSTRACT FROM AUTHOR]
ISSN:15399087
DOI:10.1145/2629649