Size-configurable 200-MHz low-power SRAM macrocells for MPEG2 video-encoding LSIs: Performance enhancement with embedded registers.

Saved in:
Bibliographic Details
Title: Size-configurable 200-MHz low-power SRAM macrocells for MPEG2 video-encoding LSIs: Performance enhancement with embedded registers.
Authors: Shibata, Nobutaro1, Morimura, Hiroki1
Source: Electronics & Communications in Japan, Part 2: Electronics. Jan1999, Vol. 82 Issue 1, p1-10. 10p.
Subject Terms: *RANDOM access memory, *LARGE scale integration of circuits, *MPEG (Video coding standard), *VIDEO compression standards, *EMBEDDED computer systems, *COMPLEMENTARY metal oxide semiconductors
Abstract: High-performance SRAM macrocells used in the MPEG2 video-encoding LSI chip sets are described. In designing 13 kinds of SRAMs with different sizes, size-configurable memory architecture is employed to shorten design turnaround time. Input and output registers are embedded in the SRAMs for reducing output delay and the timing margin in the presence of skews between input signals. The increase of access time in the read cycle following a writing cycle is suppressed by avoiding overcharging bitlines during the writing-recovery time. In order to reduce recovery time and power dissipation, sense amplifiers and wordlines are inactivated during the writing- recovery time. A redundant address-decoding scheme is also proposed to reduce the number of unnecessarily activated memory cells when a wordline is selected. A 4K-word × 24-bit SRAM test chip is fabricated with a 0.5-μm CMOS process. The chip demonstrates 200-MHz operation under 3.3-V, 25 °C typical conditions and achieves low power dissipation of 110 mW at the 81-MHz operating frequency used in the MPEG2 video-encoding LSI chip sets. © 1999 Scripta Technica, Electron Comm Jpn Pt 2, 82(1): 1–10, 1999 [ABSTRACT FROM AUTHOR]
Database: Academic Search Index
FullText Text:
  Availability: 0
CustomLinks:
  – Url: https://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=EBSCO&SrcAuth=EBSCO&DestApp=WOS&ServiceName=TransferToWoS&DestLinkType=GeneralSearchSummary&Func=Links&author=Shibata%20N
    Name: ISI
    Category: fullText
    Text: Nájsť tento článok vo Web of Science
    Icon: https://imagesrvr.epnet.com/ls/20docs.gif
    MouseOverText: Nájsť tento článok vo Web of Science
Header DbId: asx
DbLabel: Academic Search Index
An: 13539741
RelevancyScore: 1189
AccessLevel: 6
PubType: Academic Journal
PubTypeId: academicJournal
PreciseRelevancyScore: 1188.93701171875
IllustrationInfo
Items – Name: Title
  Label: Title
  Group: Ti
  Data: Size-configurable 200-MHz low-power SRAM macrocells for MPEG2 video-encoding LSIs: Performance enhancement with embedded registers.
– Name: Author
  Label: Authors
  Group: Au
  Data: <searchLink fieldCode="AR" term="%22Shibata%2C+Nobutaro%22">Shibata, Nobutaro</searchLink><relatesTo>1</relatesTo><br /><searchLink fieldCode="AR" term="%22Morimura%2C+Hiroki%22">Morimura, Hiroki</searchLink><relatesTo>1</relatesTo>
– Name: TitleSource
  Label: Source
  Group: Src
  Data: <searchLink fieldCode="JN" term="%22Electronics+%26+Communications+in+Japan%2C+Part+2%3A+Electronics%22">Electronics & Communications in Japan, Part 2: Electronics</searchLink>. Jan1999, Vol. 82 Issue 1, p1-10. 10p.
– Name: Subject
  Label: Subject Terms
  Group: Su
  Data: *<searchLink fieldCode="DE" term="%22RANDOM+access+memory%22">RANDOM access memory</searchLink><br />*<searchLink fieldCode="DE" term="%22LARGE+scale+integration+of+circuits%22">LARGE scale integration of circuits</searchLink><br />*<searchLink fieldCode="DE" term="%22MPEG+%28Video+coding+standard%29%22">MPEG (Video coding standard)</searchLink><br />*<searchLink fieldCode="DE" term="%22VIDEO+compression+standards%22">VIDEO compression standards</searchLink><br />*<searchLink fieldCode="DE" term="%22EMBEDDED+computer+systems%22">EMBEDDED computer systems</searchLink><br />*<searchLink fieldCode="DE" term="%22COMPLEMENTARY+metal+oxide+semiconductors%22">COMPLEMENTARY metal oxide semiconductors</searchLink>
– Name: Abstract
  Label: Abstract
  Group: Ab
  Data: High-performance SRAM macrocells used in the MPEG2 video-encoding LSI chip sets are described. In designing 13 kinds of SRAMs with different sizes, size-configurable memory architecture is employed to shorten design turnaround time. Input and output registers are embedded in the SRAMs for reducing output delay and the timing margin in the presence of skews between input signals. The increase of access time in the read cycle following a writing cycle is suppressed by avoiding overcharging bitlines during the writing-recovery time. In order to reduce recovery time and power dissipation, sense amplifiers and wordlines are inactivated during the writing- recovery time. A redundant address-decoding scheme is also proposed to reduce the number of unnecessarily activated memory cells when a wordline is selected. A 4K-word × 24-bit SRAM test chip is fabricated with a 0.5-μm CMOS process. The chip demonstrates 200-MHz operation under 3.3-V, 25 °C typical conditions and achieves low power dissipation of 110 mW at the 81-MHz operating frequency used in the MPEG2 video-encoding LSI chip sets. © 1999 Scripta Technica, Electron Comm Jpn Pt 2, 82(1): 1–10, 1999 [ABSTRACT FROM AUTHOR]
PLink https://erproxy.cvtisr.sk/sfx/access?url=https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=asx&AN=13539741
RecordInfo BibRecord:
  BibEntity:
    Identifiers:
      – Type: doi
        Value: 10.1002/(SICI)1520-6432(199901)82:1<1::AID-ECJB1>3.0.CO;2-3
    Languages:
      – Code: eng
        Text: English
    PhysicalDescription:
      Pagination:
        PageCount: 10
        StartPage: 1
    Subjects:
      – SubjectFull: RANDOM access memory
        Type: general
      – SubjectFull: LARGE scale integration of circuits
        Type: general
      – SubjectFull: MPEG (Video coding standard)
        Type: general
      – SubjectFull: VIDEO compression standards
        Type: general
      – SubjectFull: EMBEDDED computer systems
        Type: general
      – SubjectFull: COMPLEMENTARY metal oxide semiconductors
        Type: general
    Titles:
      – TitleFull: Size-configurable 200-MHz low-power SRAM macrocells for MPEG2 video-encoding LSIs: Performance enhancement with embedded registers.
        Type: main
  BibRelationships:
    HasContributorRelationships:
      – PersonEntity:
          Name:
            NameFull: Shibata, Nobutaro
      – PersonEntity:
          Name:
            NameFull: Morimura, Hiroki
    IsPartOfRelationships:
      – BibEntity:
          Dates:
            – D: 01
              M: 01
              Text: Jan1999
              Type: published
              Y: 1999
          Identifiers:
            – Type: issn-print
              Value: 8756663X
          Numbering:
            – Type: volume
              Value: 82
            – Type: issue
              Value: 1
          Titles:
            – TitleFull: Electronics & Communications in Japan, Part 2: Electronics
              Type: main
ResultId 1